# Wide Input Voltage, Fault Tolerant, Independently Controlled Multi-Channel LED Driver with I ${ }^{2}$ C Interface 

## FEATURES AND BENEFITS

- AEC-Q100 qualified
- Wide input voltage range of 4.5 to 36 V
- Operates down to 3.9 V ( $\mathrm{V}_{\text {IN }}$ falling) for idle stop, and up to 40 V for load dump
- Integrated boost converter with DMOS switch and OVP protection up to 39 V
- 10 fully integrated LED current sinks, with individually programmable current up to 60 mA per channel
- $\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}$ interface for programming LED current, PWM dimming, and various protection thresholds per channel
- Ability to drive multiple loads from a single IC
- Extensive PWM dimming (up to $10,000: 1$ at 100 Hz ), individually programmable for each channel
- Extensive diagnostics and fault reporting


## Continued on the next page...

## PACKAGE:



Not to scale

## DESCRIPTION

The A8517 is a programmable multi-output LED driver, which can be used for a variety of LED driver applications. It integrates a current-mode boost converter with internal power switch and 10 current sinks. The IC operates from 4.5 to 36 V , and is able to withstand up to 40 V load-dump conditions encountered in automotive systems.

The $\mathrm{I}^{2} \mathrm{C}$ interface allows the user to set the LED currents individually, up to 60 mA per LED channel. Adjacent channels may be combined to drive higher-current LED strings. The PWM dimming duty cycle is independently controlled for each LED channel, and each channel can be enabled/disabled independently if needed.

This flexibility makes the A8517 a single solution for a wide range of LED applications, in some cases offering the ability to replace two or more LED driver ICs with a single device.

Continued on the next page...

## APPLICATIONS:

Automotive:

- Infotainment
- Cluster
- Center-stack lighting
- Head-up display (HUD)
- Daytime running lights (DRL)


Typical Application Drawing

## FEATURES AND BENEFITS (continued)

- Thermal warning and derating of LED current at higher temperatures
- Buffered PWM dimming control for all channels to facilitate localized dimming applications
- Polyphase PWM dimming: LED currents staggered to reduce light flickering and input ripple current
- Synchronize boost switching frequency: 400 kHz to 2.3 MHz to allow operation below or above the AM band
- Programmable frequency dithering to reduce EMI
- Typical LED current accuracy of $0.7 \%$, and LED-to-LED matching accuracy of $0.8 \%$
- Protection Features
$\square$ Open/shorted LED pin detection
$\square$ Programmable LED string short detection
$\square$ Open/shorted external components (including boost inductor, Schottky diode, FSET resistor and so forth)
$\square$ Input overcurrent protection against output to GND short
$\square$ Cycle-by-cycle switch current limit
$\square$ Overtemperature, and output overvoltage and undervoltage protection


## DESCRIPTION (continued)

The control loop is optimized to achieve very high dimming ratios using only PWM control, to react smoothly to supply voltage transients and step changes, and to eliminate night flash in display backlight applications when starting up at very low PWM duty cycle.
The A8517 detects and protects against a wide variety of fault conditions, and two-way communication allows fault status to be reported. It provides protection against output short and overvoltage, open or shorted diode, open or shorted LED pin, shorted boost switch or inductor, and IC overtemperature. A dual cycle-by-cycle current limit protects the internal switch against switch overcurrent. If required, the IC can drive an external PFET as an input-disconnect switch that is triggered by integrated current sense.

## SELECTION GUIDE

| Part Number | Operating Ambient <br> Temperature Range <br> $\mathbf{T}_{\mathbf{A}}\left({ }^{\circ} \mathrm{C}\right)$ | Package | Packing [1] | Leadframe <br> Plating |
| :---: | :---: | :---: | :---: | :---: |
| A8517KLPTR-T | -40 to 125 | 28-pin TSSOP with exposed <br> thermal pad | 4000 pieces per 13-in. reel | $100 \%$ matte tin |

${ }^{[1]}$ Contact Allegro ${ }^{\mathrm{TM}}$ for additional packing options.

## Table of Contents

Features and Benefits 1
Description 1
Applications 1
Package 1
Typical Application Drawing 1
Selection Guide 2
Specifications 3
Absolute Maximum Ratings 3
Thermal Characteristics 3
Functional Block Diagram 4
Pinout Diagram and Terminal List Table 5
Electrical Characteristics 6
Characteristic Performance 9
Fault Handling 14
Input Overcurrent Protection 14
Switch Overcurrent Protection 15
LED String Open Fault Detection 15
Protection Against Open/Missing BOOST Diode 16
Functional Description 17
Enabling the IC 17
PWM Dimming 18
Output Current and Voltage 22
Boost Frequency Dithering 22

| Polyphase Grouping | 23 |
| :--- | ---: |
| Boost Output Voltage Regulation | 24 |
| Output Hysteresis | 24 |
| Soft Start Timing | 24 |
| Input Disconnect Switch | 24 |
| System Failure Detection and Protection | 26 |
| Fault Handling | 27 |
| Application Information | 31 |
| Package Outline Drawing | 38 |
| Appendix A: Programming Information | A-1 |
| I2C Interface Description | A-2 |
| Timing Considerations | A-2 |
| I2C Command Write to the A8517 | A-3 |
| I2C Command Read from the A8517 | A-4 |
| Order of Reading and Writing Registers | A-4 |
| Dealing with Incomplete Transmission | A-4 |
| Register Map | A-6 |
| Register Field Reference | A-8 |
| Appendix B: Feedback Loop Calculations | B-1 |
| Power Stage Transfer Function | B-1 |
| Output to Control Transfer Function | B-2 |
| Stabilizing the Closed Loop System | B-4 |
| Measuring Feedback Loop Gain, Phase Margin | B-7 |

utput Volage Regulation
Soft Start Timing 24
Input Disconnect Switch $\quad 24$
Fault Handling 27
Application Information 31
Package Outline Drawing 38
Appendix A: Programming Information A-1
I2C Interface Description A-2
Timing Considerations A-2

Order of Reading and Writing Registers A-4
Dealing with Incomplete Transmission A-4
Register Field Reference A-8
Appendix B: Feedback Loop Calculations B-1
Power Stage Transfer Function B-1
Output to Control Transfer Function B-2
Measuring Feedback Loop Gain, Phase Margin B-7

## SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS [1]

| Characteristic | Symbol | Notes | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| LEDx Pins | $\mathrm{V}_{\text {LEDX }}$ |  | -0.3 to 42 | V |
| $\overline{\text { FLAG, GPO2, and OVP Pins }}$ |  |  | -0.3 to 42 | V |
| EN, VIN, INS, and GATE Pins |  | INS and GATE pins should not exceed $\mathrm{V}_{\text {IN }}$ by more than 0.4 V | -0.3 to 40 | V |
| SW Pin | $\mathrm{V}_{\text {SW }}$ | Continuous | -0.6 to 42 | V |
|  |  | t < 50 ns | -1.0 to 46 | V |
| VDD, FSET/SYNC, COMP, GPO1, SDA, SCL, and ADDR Pins |  |  | -0.3 to 5.5 | V |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | K temperature range | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{J}}(\mathrm{max})$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

${ }^{[1]}$ Operation at levels beyond the ratings listed in this table may cause permanent damage to the device. The Absolute Maximum ratings are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics table is not implied. Exposure to Absolute Maximum-rated conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS: May require derating at maximum conditions; see application information

| Characteristic | Symbol | Test Conditions ${ }^{[2]}$ | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Package Thermal Resistance | $\mathrm{R}_{\text {ӨJA }}$ | On 4-layer PCB based on JEDEC standard | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^0]

Functional Block Diagram

Allegro MicroSystems

## PINOUT DIAGRAM AND TERMINAL LIST TABLE

|  |  |  |
| :---: | :---: | :---: |
|  |  |  |
| gate 1 |  | 28 sw |
| ins 2 |  | 27 OVP |
| VIN 3 |  | 26 PGND |
| En 4 |  | 25 ADDR |
| FSET/SYNC 5 |  | 24 SCL |
| сомp 6 |  | 23 SDA |
| AGND 7 | PAD | 22 GOP1 |
| vdd 8 |  | 21 GPO2 |
| $\overline{\text { FLAG }} 9$ |  | 20 LED10 |
| LED1 10 |  | 19 Led9 |
| LED2 11 |  | 18 LeD8 |
| LED3 12 |  | 17 Led7 |
| LED4 13 |  | 16 Led6 |
| LED5 14 |  | 15 AGND |

Package LP, 28-Pin TSSOP Pinout Diagram
Terminal List Table

| Name | Number | Function |
| :---: | :---: | :---: |
| ADDR | 25 | This pin has 4 levels that allow the user to set up to 4 physical IC addresses based on the voltage level. Connect a resistor to GND to set the voltage level. |
| AGND | 7, 15 | Analog ground; connect all noise-sensitive components (especially for COMP) to this quiet ground, and connect to thermal pad. |
| COMP | 6 | Output of error amplifier and compensation node; connect a type-2 feedback network from this pin to AGND for control loop compensation. |
| EN | 4 | Enable for the A8517; IC stays in shutdown mode as long as $\mathrm{EN}=\mathrm{V}_{\mathrm{EN}(\mathrm{L})}$, enables the part when connected to $\mathrm{V}_{\mathrm{EN}(\mathrm{H})}$ or to VIN. |
| $\overline{\text { FLAG }}$ | 9 | This active-low, open-drain pin is used to indicate that system attention is required, such as during startup or a fault condition. Connect a resistor with a value from 10 to $100 \mathrm{k} \Omega$ between this pin and the target logic level voltage. |
| FSET/SYNC | 5 | Frequency/synchronization pin; a resistor, $\mathrm{R}_{\text {FSET }}$, from this pin to GND sets the switching frequency, and this pin can also be used to synchronize to an external switching frequency. |
| GATE | 1 | Gate driver for optional external PMOS input disconnect switch, that in the event of a fault (such as output shorted to GND) is turned off by this pin being pulled high (turning off input supply); if not used, this pin should be left open. |
| GPO1 | 22 | General purpose open-drain output 1, programmable by internal register. |
| GPO2 | 21 | General purpose open-drain output 2, programmable by internal register. |
| INS | 2 | Input current sense, used together with VIN pin to detect input overcurrent fault; if not used, this pin should be tied to VIN. |
| LEDx | $\begin{gathered} 10,11,12 \\ 13,14,16 \\ 17,18,19,20 \end{gathered}$ | LED current sink channels 1 through 10. Up to 60 mA per channel. Any unused LEDx pin should be connected to GND through a $4.7 \mathrm{k} \Omega$ resistor. |
| OVP | 27 | Connect this pin to output voltage $\mathrm{V}_{\text {OUT }}$ to provide output Overvoltage Protection (OVP) and Undervoltage Protection (UVP). |
| PAD | - | Exposed pad of the package providing enhanced thermal dissipation. This pad must be connected to the ground plane(s) of the PCB with at least 8 vias, directly in the pad, and AGND and PGND pins must be connected to this ground pad on the PCB. |
| PGND | 26 | Power ground for internal NMOS switching device; connect this pin to ground terminal of output ceramic capacitor(s) and to thermal pad. |
| SCL | 24 | ${ }^{12} \mathrm{C}$ clock signal. |
| SDA | 23 | ${ }^{1} 2 \mathrm{C}$ data signal. |
| SW | 28 | The drain of the internal NMOS switch of the boost converter. |
| VDD | 8 | Output of internal LDO; connect a $0.47 \mu \mathrm{~F}$ decoupling capacitor between this pin and AGND. |
| VIN | 3 | Input power to the A8517. |

ELECTRICAL CHARACTERISTICS [1]: Valid at $\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{EN}=\mathrm{V}_{\mathrm{EN}(\mathrm{H})}$, $\bullet$ indicates specifications valid across the full operating temperature range with $T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ and with typical specifications at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; unless otherwise specified

| Characteristic | Symbol | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT VOLTAGE |  |  |  |  |  |  |  |
| Input Voltage Range | $\mathrm{V}_{\text {IN }}$ | Measured at the VIN pin | $\bullet$ | 4.5 | - | 36 | V |
| VIN Pin UVLO Start | $\mathrm{V}_{\text {INUV(ON) }}$ | $\mathrm{V}_{\text {IN }}$ rising | $\bullet$ | - | - | 4.35 | V |
| VIN Pin UVLO Stop | $\mathrm{V}_{\text {INUV(OFF) }}$ | $\mathrm{V}_{\text {IN }}$ falling | - | - | - | 3.90 | V |
| VIN Pin UVLO Hysteresis | $\mathrm{V}_{\text {INUV(HYS) }}$ |  |  | - | 400 | - | mV |
| INPUT CURRENT |  |  |  |  |  |  |  |
| Input Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | Measured at the VIN pin, $\mathrm{EN}=\mathrm{V}_{\mathrm{EN}(\mathrm{H})}, \mathrm{f}_{\mathrm{SW}}=$ 2 MHz no load | - | - | 15 | - | mA |
| Input Sleep Supply Current | $\mathrm{I}_{\text {QSLEEP }}$ | Sum of VIN and INS pin currents, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INS }}=16 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=0 \mathrm{~V}$ | - | - | 3.5 | 10.0 | $\mu \mathrm{A}$ |
| EN (ENABLE) PIN |  |  |  |  |  |  |  |
| EN Input Logic Level - Low | $\mathrm{V}_{\mathrm{EN}(\mathrm{L})}$ | $4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<36 \mathrm{~V}$ | $\bullet$ | - | - | 0.4 | V |
| EN Input Logic Level - High | $\mathrm{V}_{\mathrm{EN}(\mathrm{H})}$ | $4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<36 \mathrm{~V}$ | - | 1.5 | - | - | V |
| EN Internal Pull-Down Resistance | $\mathrm{R}_{\text {ENPD }}$ |  |  | - | 100 | - | k $\Omega$ |
| ERROR AMPLIFIER |  |  |  |  |  |  |  |
| Source Current | $\mathrm{I}_{\text {EA(SRC) }}$ | $\mathrm{V}_{\text {COMP }}=0.75 \mathrm{~V}, \mathrm{~V}_{\text {LEDx }}=0.3 \mathrm{~V}$ |  | - | -200 | - | $\mu \mathrm{A}$ |
| Sink Current | $\mathrm{I}_{\text {EA(SINK) }}$ | $\mathrm{V}_{\text {COMP }}=0.75 \mathrm{~V} . \mathrm{V}_{\text {LEDx }}=1.5 \mathrm{~V}$ |  | - | +200 | - | $\mu \mathrm{A}$ |
| COMP Pin Internal Pull-Down Resistance | $\mathrm{R}_{\text {COMPPD }}$ | During startup and shutdown |  | - | 2000 | - | $\Omega$ |
| OUTPUT OVERVOLTAGE AND UNDERVOLTAGE PROTECTION |  |  |  |  |  |  |  |
| Overvoltage Threshold | $\mathrm{V}_{\text {ovpmin }}$ | OVP register $=$ xxx0 0000 | $\bullet$ | 7.5 | 8 | 8.5 | V |
|  | $\mathrm{V}_{\text {OVPMAX }}$ | OVP register = xxx1 1111 | - | 38 | 39 | 40 | V |
| Overvoltage Step Size | $\mathrm{V}_{\text {OVPSTEP }}$ |  |  | - | 1.0 | - | V |
| Undervoltage Threshold | $\mathrm{V}_{\text {UVPMIN }}$ | OVP register $=$ xxx0 0000 |  | - | 0.49 | - | V |
|  | $\mathrm{V}_{\text {UVPMAX }}$ | OVP register $=x x x 11111$ |  | - | 2.5 | - | V |
| OVP Pin Input Impedance | R ${ }_{\text {OVP }}$ | $\mathrm{V}_{\text {OVP }}=20 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{EN}(\mathrm{H})}$ |  | - | 800 | - | k $\Omega$ |
| OVP Leakage Current | lovplkg | $\mathrm{V}_{\text {OVP }}=16 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{EN}(\mathrm{L})}$ | $\bullet$ | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| Secondary Overvoltage Protection | $\mathrm{V}_{\text {OVP(sec) }}$ | Measured at SW pin |  | - | 44 | - | V |

Continued on the next page...

ELECTRICAL CHARACTERISTICS [1] (continued): Valid at $\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{EN}=\mathrm{V}_{\mathrm{EN}(\mathrm{H})}$, • indicates specifications valid across the full operating temperature range with $T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ and with typical specifications at $T_{A}=25^{\circ} \mathrm{C}$; unless otherwise specified

| Characteristic | Symbol | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BOOST SWITCH |  |  |  |  |  |  |  |
| Switch On-Resistance | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | $\mathrm{I}_{\text {SW }}=0.750 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=16 \mathrm{~V}$ |  | - | 220 | 350 | $\mathrm{m} \Omega$ |
| Switch Leakage Current | $\mathrm{I}_{\text {SwLkg }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SW}}=16 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{EN}(\mathrm{~L})}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \\ & \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  | - | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {SW }}=16 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{EN}(\mathrm{L})}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ |  | - | 3 | - | $\mu \mathrm{A}$ |
| Cycle-by-Cycle Switch Current Limit | $\mathrm{I}_{\text {SW(LIM) }}$ |  | $\bullet$ | 3.6 | 4.2 | 4.8 | A |
| Secondary Switch Current Limit ${ }^{[2]}$ | ISWLIM(sec) | Higher than maximum $\mathrm{I}_{\mathrm{SW}(\mathrm{LIM})}$ at any condition (A8517 latches when detected) | $\bullet$ | 5.6 | 7.0 | - | A |
| Minimum Switch On-Time | $\mathrm{t}_{\text {SWONTIME }}$ | $\mathrm{R}_{\text {FSET }}=10 \mathrm{k} \Omega$ | $\bullet$ | - | 85 | 130 | ns |
| Minimum Switch Off-Time | $\mathrm{t}_{\text {SWOFFtime }}$ | $\mathrm{R}_{\text {FSET }}=10 \mathrm{k} \Omega$ | $\bullet$ | - | 55 | 85 | ns |
| SWITCHING FREQUENCY |  |  |  |  |  |  |  |
| Boost Stage Switching Frequency | $\mathrm{f}_{\text {sw }}$ | $\mathrm{R}_{\text {FSET }}=10 \mathrm{k} \Omega$ | $\bullet$ | 1.8 | 2 | 2.2 | MHz |
|  |  | $\mathrm{R}_{\text {FSET }}=20.1 \mathrm{k} \Omega$ |  | - | 1 | - | MHz |
|  |  | $\mathrm{R}_{\text {FSET }}=40.6 \mathrm{k} \Omega$ |  | - | 500 | - | kHz |
| FSET/SYNC Pin Voltage | $\mathrm{V}_{\text {FSETSYNC }}$ | $\mathrm{R}_{\text {FSET }}=10 \mathrm{k} \Omega$ |  | - | 1.00 | - | V |
| SYNCHRONIZATION |  |  |  |  |  |  |  |
| Synchronized Boost Stage Switching Frequency | $\mathrm{f}_{\text {SW_SYNC }}$ |  | $\bullet$ | 400 | - | 2300 | kHz |
| Synchronization Input Minimum Off-Time | $\mathrm{t}_{\text {SYNCPWOFF }}$ |  | $\bullet$ | 150 | - | - | ns |
| Synchronization Input Minimum On-Time | ${ }^{\text {t SYNCPWON }}$ |  | $\bullet$ | 150 | - | - | ns |
| Synchronization Input Logic - Low | $\mathrm{V}_{\text {SYNCON(L) }}$ |  | $\bullet$ | - | - | 0.4 | V |
| Synchronization Input Logic - High | $\mathrm{V}_{\text {SYNCON(H) }}$ |  | $\bullet$ | 2 | - | - | V |
| LED CURRENT SINKS |  |  |  |  |  |  |  |
| LEDx Accuracy (Average) | Errıedx | Measured at $\mathrm{I}_{\text {LEDMAX }}$ (maximum LED current) | $\bullet$ | - | 0.7 | 3 | \% |
| LEDx Matching | $\Delta \mathrm{l}_{\text {LEDx }}$ | Compared to average $I_{\text {LEDx }}$, measured at ILEDMAX | $\bullet$ | - | 0.8 | 3 | \% |
| LEDx Regulation Voltage | $\mathrm{V}_{\text {REG }}$ | ISET register = xx11 1111 | $\bullet$ | - | 0.85 | 1.0 | V |
| $\mathrm{I}_{\text {Ledx }}$ Step Size | $\mathrm{I}_{\text {SETSTEP }}$ | Total 64 steps | $\bullet$ | 0.9 | 1 | 1.1 | mA |
| Maximum LEDx Current (Average) | I ledmax | ISET register = xx11 1111 |  | 60 | 64 | 66 | mA |
| Minimum LEDx Current | ILEDMIN | ISET register $=x \times 000000$ |  | - | 1 | - | mA |
| LEDx Short-Detect Threshold | $\mathrm{V}_{\text {LED_SD }}$ | Short-Detect register $=000$ |  | - | 12 | - | V |
|  |  | Short-Detect register $=111$ |  | - | 5 | - | V |
| INTERRUPTS (FLAG, GPO1 AND GPO2 PINS) |  |  |  |  |  |  |  |
| Pin Pull-Down Voltage |  | Fault/Interrupt condition asserted, pull-up current $=0.5 \mathrm{~mA}$ | $\bullet$ | - | - | 0.4 | V |
| Pin Leakage Current |  | Fault/Interrupt condition cleared, pull-up to 3.6 V | $\bullet$ | - | - | 2 | $\mu \mathrm{A}$ |

Continued on the next page...

ELECTRICAL CHARACTERISTICS [1] (continued): Valid at $\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{EN}=\mathrm{V}_{\mathrm{EN}(\mathrm{H})}$, e indicates specifications valid across the full operating temperature range with $T_{A}=T_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ and with typical specifications at $T_{A}=25^{\circ} \mathrm{C}$; unless otherwise specified

| Characteristic | Symbol | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERNAL MASTER CLOCK |  |  |  |  |  |  |  |
| Master Clock Period | $\mathrm{T}_{\text {CLK }}$ |  | $\bullet$ | 120 | 150 | 180 | ns |
| Master Clock Temperature Deviation [2] | $\Delta \mathrm{T}_{\text {CLK }}$ | $\mathrm{T}_{\text {CLK }}$ change over temperature range | $\bullet$ | -2.5 | - | 2.5 | \% |
| INPUT DISCONNECT |  |  |  |  |  |  |  |
| GATE Pin Sink Current | $\mathrm{I}_{\text {GSINK }}$ | $\mathrm{V}_{\text {GATE }}=\mathrm{V}_{\text {IN }}$, no input overcurrent fault tripped |  | - | 115 | - | $\mu \mathrm{A}$ |
| GATE Pin Source Current | I gsource | $\mathrm{V}_{\text {GATE }}=\mathrm{V}_{\text {IN }}-5 \mathrm{~V}$, input overcurrent fault tripped |  | - | -6 | - | mA |
| GATE Voltage at Off | $\mathrm{V}_{\text {GSOFF }}$ | $\mathrm{EN}=\mathrm{V}_{\text {EN(L) }}$, or overcurrent fault occurred |  | - | $\mathrm{V}_{\text {IN }}$ | - | V |
| GATE Voltage at On | $\mathrm{V}_{\text {GSON }}$ | Gate-to-source voltage when gate is on, measured as $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {GATE }}$ | - | 5 | - | 8 | V |
| GATE Pin Leakage Current | $\mathrm{I}_{\text {GLKG }}$ | $\mathrm{EN}=\mathrm{V}_{\text {EN(L) }}, \mathrm{V}_{\text {GATE }}=\mathrm{V}_{\text {IN }}$ | $\bullet$ | - | - | 1 | $\mu \mathrm{A}$ |
| INS Pin Sink Current | $\mathrm{I}_{\text {INSSINK }}$ |  |  | - | 20 | - | $\mu \mathrm{A}$ |
| INS Trip Point | $\mathrm{V}_{\text {INSTRIP }}$ | Measured between VIN and INS | $\bullet$ | 90 | 105 | 120 | mV |
| INS Trip Detection Time ${ }^{[2]}$ | $\mathrm{t}_{\text {INSTRIP }}$ | Sensed voltage, $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INS }}=160 \mathrm{mV}$ |  | - | 2 | - | $\mu \mathrm{s}$ |
| THERMAL PROTECTION (TSD) |  |  |  |  |  |  |  |
| Thermal Shutdown Threshold [2] | TSD | Temperature rising |  | 155 | 170 | - | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis [2] | TSDHYS |  |  | - | 20 | - | ${ }^{\circ} \mathrm{C}$ |
| Thermal Warning Threshold | TSDWARN | Temperature rising, measured as difference from TSD |  | - | 20 | - | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{12} \mathrm{C}$ INTERFACE |  |  |  |  |  |  |  |
| Logic Input (SDA, SCL) - Low | $\mathrm{V}_{\text {SCL(L) }}$ |  |  | - | - | 0.8 | V |
| Logic Input (SDA, SCL) - High | $\mathrm{V}_{\text {SCL(H) }}$ |  |  | 2.3 | - | - | V |
| Logic Input Hysteresis | $\mathrm{V}_{12 \mathrm{CIHYS}}$ |  |  | - | 150 | - | mV |
| Logic Input Current | $1_{12 \mathrm{Cl}}$ |  |  | -1 | - | 1 | $\mu \mathrm{A}$ |
| Output Voltage SDA | $\mathrm{V}_{12 \mathrm{COut}}$ (L) | SDA $=$ low, pull-up current $=2.5 \mathrm{~mA}$ |  | - | - | 0.4 | V |
| Output Leakage SDA | $\mathrm{I}_{\text {I2CLKG }}$ | EN = low, pull-up to 5.5 V |  | - | - | 1 | $\mu \mathrm{A}$ |
| SCL Clock Frequency | $\mathrm{f}_{\text {CLK }}$ |  |  | - | - | 400 | kHz |
| ADDR PIN |  |  |  |  |  |  |  |
| Voltage Level for Address 100,0000 | $\mathrm{V}_{\text {ADDLEVEL1 }}$ | ADDR connected to GND |  | 0 | - | 0.5 | V |
| Voltage Level for Address 101,0000 | $\mathrm{V}_{\text {ADDLEVEL2 }}$ | $\mathrm{R}_{\text {ADDR }}=110 \mathrm{k} \Omega$ from ADDR to GND |  | 0.9 | - | 1.3 | V |
| Voltage Level for Address 110,0000 | $\mathrm{V}_{\text {ADDLEVEL3 }}$ | $\mathrm{R}_{\text {ADDR }}=210 \mathrm{k} \Omega$ from ADDR to GND |  | 1.75 | - | 2.45 | V |
| Voltage Level for Address 111,0000 | $\mathrm{V}_{\text {ADDLEVEL4 }}$ | ADDR connected to VDD pin or open |  | 3.2 | - | 3.6 | V |
| ADDR Pull-Up Current | $\mathrm{I}_{\text {ADDR }}$ | $\mathrm{V}_{\text {ADDR }}=1 \mathrm{~V}$ |  | -8.5 | -10 | -11.5 | $\mu \mathrm{A}$ |
| INTERNAL REGULATOR |  |  |  |  |  |  |  |
| Bias Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ |  |  | - | 3.6 | - | V |

${ }^{[1]}$ For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing), positive current is defined as going into the node or pin (sinking).
${ }^{\text {[2] Ensured by design and characterization, not production tested. }}$

Allegro MicroSystems

## CHARACTERISTIC PERFORMANCE



Efficiency versus Output Voltage


Efficiency versus Output Current
7 series LEDs, 10 parallel strings at 60 mA each


Efficiency versus Switching Frequency
9 series LEDs, 8 parallel strings at 50 mA each, $\mathrm{L} 1=47 \mu \mathrm{H}$


ALLEGRO


Startup Waveform at $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ Dimming PWM Duty Cycle $=100 \%$


Startup Waveform at $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$
Dimming PWM Duty Cycle $=\mathbf{0 . 0 2 \%}$


Startup Waveform at $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$
Dimming PWM Duty Cycle $=\mathbf{0 . 0 2 \%}$


## Wide Input Voltage, Fault Tolerant, Independently Controlled Multi-Channel LED Driver with I ${ }^{2}$ C Interface



Transient Response to Step-Change In PWM Duty Cycle ( $\mathbf{2 \%}$ to 0.02\%)


PWM Operation without Polyphase


Transient Response to Step-Change



Transient Response to Step-Change In $\mathrm{V}_{\text {IN }}$ (16V to 8V) PWM Duty Cycle 100\%


Transient Response to Step-Change
In $\mathrm{V}_{\mathrm{IN}}(8 \mathrm{~V}$ to 16 V$)$ PWM Duty Cycle $0.02 \%$


Transient Response to Step-Change In $\mathrm{V}_{\mathrm{IN}}(8 \mathrm{~V}$ to 16 V ) PWM Duty Cycle 100\%




## FAULT HANDLING

## Input Overcurrent Protection

Case 1. Normal startup when using input disconnect switch


Case 2. Output-to-GND short fault occurred before startup


Case 3. Output-to-GND short occurred during normal operation


## Test conditions:

```
Q1 = AO4421
\(\mathrm{C}_{\mathrm{GS}}=10 \mathrm{nF}\)
\(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}\)
\(R_{\text {SENSE }}=18 \mathrm{~m} \Omega\)
```


## Scope traces:

```
C 1 (Yellow) \(=\mathrm{V}_{\mathrm{IN}}(2 \mathrm{~V} /\) div \()\)
\(\mathrm{C} 2(\mathrm{Red})=\mathrm{V}_{\text {GATE }}(2 \mathrm{~V} / \mathrm{div})\)
C3 (Blue) \(=\mathrm{V}_{\text {OUT }}(5 \mathrm{~V} /\) div)
C4 (Green) \(=\mathrm{I}_{\text {IN }}(1 \mathrm{~A} / \mathrm{div})\)
Time scale \(=200 \mu \mathrm{~s} / \mathrm{div}\)
```

GATE is being slowly pulled down (from $\mathrm{V}_{\mathrm{IN}}$ to $\mathrm{V}_{\mathrm{IN}}-6.8 \mathrm{~V}$ ) to control the inrush current.

## Test conditions:

Q1 = AO4421
$\mathrm{C}_{\mathrm{GS}}=10 \mathrm{nF}$
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$
$R_{\text {SENSE }}=18 \mathrm{~m} \Omega$
Startup into a VOUT-to-GND short. GATE is pulled high as soon as the input current $>5.8 \mathrm{~A}$, in order to turn off the input disconnect switch.

## Scope traces:

C1 (Yellow) $=\mathrm{V}_{\text {IN }}(2 \mathrm{~V} /$ div)
C 2 (Red) $=\mathrm{V}_{\text {GATE }}(2 \mathrm{~V} / \mathrm{div})$
C3 (Blue) $=\mathrm{V}_{\text {OUT }}(5 \mathrm{~V} /$ div)
C4 (Green) $=\mathrm{I}_{\text {IN }}(1 \mathrm{~A} / \mathrm{div})$
Time scale $=50 \mu \mathrm{~s} / \mathrm{div}$

## Test conditions:

$\mathrm{Q} 1=\mathrm{AO} 4421$
$\mathrm{C}_{\mathrm{GS}}=10 \mathrm{nF}$
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$
$\mathrm{R}_{\mathrm{SENSE}}=18 \mathrm{~m} \Omega$

Output shorted to GND during normal operation, causing a huge inrush current. GATE is pulled high, in order to turn off the input disconnect switch and prevent damage to the power supply.

## Scope traces:

C 1 (Yellow) $=\mathrm{V}_{\text {IN }}(2 \mathrm{~V} /$ div $)$
C2 (Red) $=\mathrm{V}_{\text {GATE }}$ (2 V/div)
C3 (Blue) $=\mathrm{V}_{\text {OUT }}(5 \mathrm{~V} /$ div)
C4 (Green) $=\mathrm{I}_{\text {IN }}$ ( $5 \mathrm{~A} / \mathrm{div}$ )
Time scale $=10 \mu \mathrm{~s} / \mathrm{div}$

## Switch Overcurrent Protection



## Test conditions:

LED strings $=10$ parallel, 60 mA each
LEDs $=7$ series each string
$\mathrm{f}_{\mathrm{SW}}=1 \mathrm{MHz}$
$\mathrm{V}_{\text {IN }}=6.5 \mathrm{~V}$
$\mathrm{V}_{\text {IN }}$ intentionally lowered to the point where SW cycle-by-cycle current limit is tripped. SW operating at maximum on-time initially. Inductor current ramps up and trips cycle-by-cycle current limit ( $\approx 4.2$ A). Present on-time is truncated immediately. Next switching cycle starts normally.

## Scope traces:

C2 $($ Red $)=\mathrm{V}_{\mathrm{SW}}(10 \mathrm{~V} / \mathrm{div})$
C4 (Green) $=\mathrm{I}_{\mathrm{L}}(1 \mathrm{~A} / \mathrm{div})$
Time scale $=500 \mathrm{~ns} /$ div

## LED String Open Fault Detection



## Test conditions:

LED strings $=10$ parallel, 60 mA each
LEDs $=7$ series each string
$\mathrm{f}_{\mathrm{SW}}=2 \mathrm{MHz}$
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$
One LED string is disconnected during normal operation. After output trips OVP, the offending LED string is removed from regulation, while other strings continue to function correctly.

## Scope traces:

C 1 (Yellow) $=\mathrm{V}_{\text {FLAG }}(5 \mathrm{~V} / \mathrm{div})$
$\mathrm{C} 2($ Red $)=\mathrm{V}_{\mathrm{SW}}(10 \mathrm{~V} / \mathrm{div})$
C 3 (Blue) $=\mathrm{V}_{\text {OUT }}(5 \mathrm{~V} / \mathrm{div})$
C4 (Green) $=\mathrm{I}_{\text {LED }}(100 \mathrm{~mA} / \mathrm{div})$
Time scale $=200 \mu \mathrm{~s} / \mathrm{div}$

## Protection Against Open/Missing BOOST Diode

Case 1. BOOST diode becomes open during normal operation


## Test conditions:

BOOST diode becomes open during normal operation. Energy stored in inductor causes a high voltage across SW. SW DMOS conducts at $\mathrm{V}_{\text {SW }}>75 \mathrm{~V}$ to discharge the energy safely. IC shuts off after detecting an overvoltage condition at the SW pin.

## Scope traces:

$\mathrm{C} 2(\mathrm{Red})=\mathrm{V}_{\mathrm{SW}}(20 \mathrm{~V} / \mathrm{div})$
C3 (Blue) $=\mathrm{V}_{\text {FLAG }}(2 \mathrm{~V} / \mathrm{div})$
Time scale $=500 \mathrm{~ns} / \mathrm{div}$

Case 2. BOOST diode missing during startup


## Test conditions:

BOOST diode is missing during startup. Energy stored in inductor gradually builds up, causing higher and higher voltage across the SW pin. Eventually the IC shuts off after detecting an overvoltage fault at the SW pin $\left(\mathrm{V}_{\mathrm{SW}}>50 \mathrm{~V}\right)$.

## Scope traces:

$\mathrm{C} 2($ Red $)=\mathrm{V}_{\mathrm{SW}}(20 \mathrm{~V} / \mathrm{div})$
C 3 (Blue) $=\mathrm{V}_{\text {FLAG }}(2 \mathrm{~V} / \mathrm{div})$
Time scale $=200 \mathrm{~ns} /$ div

## FUNCTIONAL DESCRIPTION

The A8517 is an $I^{2} \mathrm{C}$ programmable, multi-channel LED driver for automotive lighting applications. It incorporates a currentmode boost controller with internal DMOS boost switch, and 10 integrated current sinks to regulate currents up to 10 LED strings. Each LED string can be independently enabled or disabled, with its own LED current and PWM duty cycle programmed through $\mathrm{I}^{2} \mathrm{C}$ registers.

## Enabling the IC

The IC turns on when a logic high signal, $\mathrm{V}_{\mathrm{EN}(\mathrm{H})}$, is applied on the EN pin, and the input voltage present on the VIN pin is greater than the UVLO threshold, $\mathrm{V}_{\text {INUV(ON) }}$. The EN pin is rated for 40 V , so it can be tied directly to $\mathrm{V}_{\text {IN }}$ for certain applications (see Application Information section). In addition, if the FSET/SYNC pin is pulled low, the IC does not power up.
The A8517 performs a detailed startup sequence, flow chart and timing diagram are shown in Figures 4 a to 4 c . Before the LEDs are enabled, the device goes through a system check to determine if there are any possible fault conditions that might prevent the system from functioning correctly. Once the LEDs pass the "LED short during start up" test the FLAG pin will be pulled low for a short period of time. If no subsequent faults are detected during this startup sequence, the IC pulls down the GPO2 pin to signal to the system controller that the A8517 is ready to receive $\mathrm{I}^{2} \mathrm{C}$ commands.
The system controller programs the A8517 internal registers through $\mathrm{I}^{2} \mathrm{C}$ Write commands, in order to configure individual LED strings before they can be turned on. On initial startup $\mathrm{I}^{2} \mathrm{C}$ should first send a clear command to bit 2 of register bank number 56 , this ensures that an erroneous fault does not prevent the LEDs turning on. This command is only required on power up and/or enable (via EN pin) of the A8517. I ${ }^{2} \mathrm{C}$ can now communicate regularly with the A8517. Ensure I2C only enables populated LED's. If v tries to enable unpopulated LED strings an illegal action is declared and no LEDs will turn on.
In the event of a genuine fault during start up, the $\overline{\text { FLAG }}$ pin is pulled low, and the system controller can issue $\mathrm{I}^{2} \mathrm{C}$ Read commands to investigate the status of fault registers. In this instance $\mathrm{I}^{2} \mathrm{C}$ should not clear bit 2 of register bank number 56 .

The device enters into shutdown mode when the EN pin is pulled low, $\mathrm{V}_{\mathrm{EN}(\mathrm{L})}$.

## Frequency Selection and Synchronization

The internally-generated switching frequency of the boost converter, $\mathrm{f}_{\mathrm{SW}}$, is set by the resistor $\mathrm{R}_{\mathrm{FSET}}$, connected from the FSET/SYNC pin to GND. The frequency can be set in the range from 400 kHz to 2.3 MHz . The switching frequency is determined according to the following equation:

$$
\begin{equation*}
f_{S W}(M H z)=19.9 / R_{F S E T}(k \Omega)+0.01 \tag{1}
\end{equation*}
$$

Figure 1 illustrates how $\mathrm{f}_{\mathrm{SW}}$ varies with $\mathrm{R}_{\text {FSET }}$.


Figure 1: Switching Frequency versus Value of the $\mathrm{R}_{\text {FSET }}$ Resistor

Alternatively, the switching frequency can also be synchronized using an external clock signal on the FSET/SYNC pin. The external clock should be a logic signal between 400 kHz and 2.3 MHz . If the A8517 is started up with a valid external SYNC signal, but the SYNC signal is lost during normal operation, then one of the following happens:

1. If the external SYNC signal becomes high impedance (open), the A8517 waits for approximately $6 \mu$ from the last edge detected, before it resumes normal operation at the switching frequency set by RFSET. No fault flag is generated.
2. If the external SYNC signal gets stuck low (shorted to ground), the A8517 will still attempt to operate at the switching frequency set by RFSET. However, since RFSET is shorted to GND by the external SYNC signal, it will trip the FSET to GND short fault and shut down the output. The Fault Flag is pulled low in this case.

To avoid the outcome of the second scenario above, the circuit shown in Figure 2 can be used. In this case, after the external SYNC signal goes low, the A8517 will continue to operate normally at the switching frequency set by $\mathrm{R}_{\text {FSET }}$.


Figure 2: Low FSET_SYNC Signal Fault Counteraction Circuit

## PWM Dimming

The PWM dimming period (hence the PWM frequency) is defined by the 13-bit PWM_Period register. It is programmable at any time through the $\mathrm{I}^{2} \mathrm{C}$ interface, in $1.5 \mu \mathrm{~s}$ increments, as:

$$
P W M_{-} \text {Period }=(N+1) \times 1.5(\mu s)(2)
$$

where N is the value contained in the register.
The PWM on-time (hence the PWM duty cycle) for each LED string is defined by the corresponding 16-bit register. The PWM on-time can be adjusted in $0.15 \mu$ s increments. This is illustrated in Figure 3. The smallest PWM on-time is $1 \mu \mathrm{~s}$. This corresponds to a 5000:1 ratio at a 200 Hz PWM frequency.


Figure 3: PWM On-time Comparator Circuit


Figure 4a: Startup and Fault 11 Detect Flow Chart

Allegro MicroSystems


Figure 4b: Startup and FAULT11 Detect Flow Chart (Cont.)


A special case: if LED pin voltage passes LED GND STG @ startup but cannot reach above 270 mV in 3072 counts, controller will re-attempt two more times; after that, it will report the fault: LED GND STG @ normal operation.


Err_LED_GND_STG@Normal*

* $=$ Internal signal

Figure 4c: Startup Timing Diagram

## Output Current and Voltage

For optimal efficiency, the output of the boost stage is dynamically adjusted to the minimum voltage required for all active LED strings. This is expressed by the following equation:

$$
\begin{align*}
& V_{O U T}=M A X\left(V_{L E D 1}, V_{L E D 2}, \ldots V_{L E D 10}\right) \\
& \quad+V_{R E G}+V_{H Y S T} \tag{3}
\end{align*}
$$

where
$\mathrm{V}_{\text {LEDx }}$ is the voltage drop across an LED string (only the enabled LED strings are considered),
$\mathrm{V}_{\mathrm{REG}}$ is the regulation voltage of the LED current $\operatorname{sink}(0.85 \mathrm{~V}$ (typ)), and
$\mathrm{V}_{\text {HYST }}$ is the hysteresis control voltage at the output (typically 0.25 V ).

The boost output voltage is protected by the OVP threshold, which can be programmed up to 39 V . This is sufficient for driving up to 10 white LEDs in series.
The current through each LED string can be programmed through $\mathrm{I}^{2} \mathrm{C}$ registers to between 1 and 64 mA , in 1 mA steps.

## Boost Frequency Dithering

The Boost Dithering function allows the user to randomize the main switching frequency within a certain frequency range. By shifting the main switching frequency of the regulator in a pseudo-random fashion around the main switching frequency, the overall system noise magnitude can be greatly reduced. Note that the frequency dithering function is not available when an external synchronization signal is used at the FSET/SYNC pin.
This spread spectrum functionality is achieved by a programmable register ( $0 x 05[\mathrm{BD} 1: \mathrm{BD} 0]$. A non-zero number enables the boost dithering and sets the modulation index of $5 \%, 10 \%$, or $15 \%$ of $\mathrm{f}_{\mathrm{SW}}$. For example, if $10 \%$ dithering is selected, then the switching frequency will jump between a low of 1.8 MHz and a high of 2.2 MHz , as governed by the pseudo-random pattern.

Every two switching cycles, the switching frequency may randomly jump between low and high levels. The random pattern repeats itself after 92 switching cycles. This is illustrated by the timing diagram in Figure 5.


Figure 5: A8517 Dithering Scheme at $2 \mathrm{MHz} \pm 10 \%$ (frequency jumps between 1.8 MHz and 2.2 MHz , as governed by a 46-bit pseudorandom pattern)

## Polyphase Grouping

During PWM operation, by default each of the ten LED channels starts at a separate time slot, or phase, (Figure 6, top panel) and with a specified on-time setting. If required, two or more adjacent LED channels can be grouped by programming to turn on and off simultaneously (Figure 6, bottom panel). By tying the corresponding pins together on the PCB , it is possible to combine several channels to drive higher-current LED strings (see Typical Application schematics).
Each LED channel has an LED channel enable bit (0x00 to 0x01) and an LED PWM on-time setting register ( $0 \times 10$ to $0 \times 23$ ). In normal PWM operation, any enabled LED channel is turned on starting at its own time slot, and remains on for the duration controlled by its own PWM on-time register. By staggering the time
slots for LED channels, the input ripple current is reduced during PWM operation.

If necessary, such as when more than 1 channel is required to drive an LED string at current higher than 60 mA , the user can group two or more adjacent LED channels together, so that they turn on/off simultaneously. Grouping is done by setting the corresponding bits in the Polyphase Grouping registers (0x08 and $0 \times 09$ ).

A grouped LED channel starts in the same time slot as the lowernumbered channel, and inherits the PWM Dimming On-Time of that lower-numbered channel (the original time slot of the grouped channel is not used). If more than one adjacent channels are grouped, the entire group starts at the time slot of the lowestnumbered channel in the group, and inherits that on-time setting.


Polyphase PWM Operation without Grouping - Each LED channel turns-on at a separate, sequential, periodic time slot. The LED on-times are individually programmable, so any individual phase can overlap later time slots. The LED current for each channel is individually programmed.


Polyphase PWM Operation with Grouping - The starting time slot and the PWM on-time for each group is determined by the time slot and the on-time of the lowest-numbered channel within that group, so all LED channels in the same group turn-on and turn-off together. Each time slot is sequential and periodic, and unused time slots are maintained. Any individual phase can overlap later time slots. The LED current for each channel is individually programmed, regardless of grouping.

Figure 6: Polyphase Operation

For example, in Figure 6, LED1 and LED2 are grouped together, so they start at PWM slot 1 and follow the on-time of LED1. Similarly, LED3, LED4, and LED5 are grouped together, so they start at PWM slot 3 and follow the on-time of LED3.

If the first LED channel in a polyphase group is disabled through the LED enable register, then all the LEDs in this group are disabled. If any other LED channels in a group are disabled, all of the other LED channels in the group remain enabled, with the PWM on-time of the first LED channel in the group.

## Boost Output Voltage Regulation

Output from the boost stage is adaptively adjusted, based on the voltage required by all the enabled LED strings. This ensures minimum power loss at the LED current sinks, and reduces input power consumption.
During operation, the LED string with the highest voltage drop is the dominant string, and it is used to determine the boost output voltage regulation. Because each LED string can be individually enabled/disabled dynamically, which string is dominant can shift at different times.

As an example, assume LED channels 1, 3, and 5 are currently enabled. Further assume that voltage drops across the LED strings are $21 \mathrm{~V}, 23 \mathrm{~V}$, and 25 V respectively. The boost output voltage will be regulated to the highest LED string voltage ( 25 V ) plus the regulation voltage required by the LED current sink ( 0.85 V typical):
Table 1: LED String Voltages

| LED Channel \# | LED String <br> Voltage Drop <br> (V) | Boost Output <br> Voltage <br> (V) | LEDx Pin VoIt- <br> age <br> (V) |
| :---: | :---: | :---: | :---: |
| 1 | 21 | $25.85+$ | 4.85 min |
|  | Hysteresis |  |  |
|  | 23 |  | 0.85 min |
| 5 | 25 (dominant) |  |  |

For LED strings 1 and 3, the extra voltage is absorbed by their current sinks. When the LED string voltages are poorly balanced (as in this example), excessive power loss can build up at the current sinks. Consider adding ballast resistors to the LED strings with lower voltage drops, so that less heat is dissipated by the IC.

## Output Hysteresis

The A8517 superposes a minimum output hysteresis of 0.25 V on top of the LED regulation voltage. The OVP pin provides output voltage feedback during hysteresis control mode. An example of
output voltage is show in Figure 7.
When the dominant LED is on, boost stage starts switching to keep the corresponding LEDx pin voltage regulated to $\mathrm{V}_{\mathrm{REG}}$. After the dominant LED is turned off, the switching continues until boost output reaches $\mathrm{V}_{\mathrm{TH}(+)}$. The output is then regulated between $\mathrm{V}_{\mathrm{TH}(-)}$ and $\mathrm{V}_{\mathrm{TH}(+)}$ through hysteresis control, before the next time dominant LED is on again.

## Soft Start Timing

The soft-start function performs the following sequence of operation:

1. At startup, the boost stage initially switches at the minimum SW on-time continuously. This allows output voltage to build-up, even at the minimum PWM duty cycle.
2. The switch on-time increases as the COMP pin voltage starts to rise (the COMP voltage controls the boost stage switching duty cycle, which in turn controls the boost output voltage).
3. Soft start ramp duration is 100 ms , which allows the LED to cycle 10 times at a 100 Hz PWM frequency.
4. Soft start can finish earlier, either due to the LED current reaching regulation, or because output voltage reaches $90 \%$ of OVP.
5. To prevent output voltage from reaching $90 \%$ of OVP prematurely (while the COMP voltage is still too low), the design should ensure there is sufficient output capacitance, such that it takes longer to build up $\mathrm{V}_{\text {OUT }}$ at the minimum SW on-time.
6. During soft start, the PWM on-time needs to be at least $1.5 \mu \mathrm{~s}$ to guarantee reliable detection once LED current reached regulation. If the startup on-time is set lower (at $1 \mu \mathrm{~s}$, for example), soft start may be terminated later when output reached $90 \%$ OVP level.
It is important not to set OVP level too much higher than the normal operating voltage of LED strings. In particular, make sure that:

$$
V_{L E D}+V_{R E G}<V_{O V P}<V_{L E D}+V_{R E G}+V_{S D}
$$

where $\mathrm{V}_{\text {LED }}$ is the worst-case/highest voltage drop across LED strings. $\mathrm{V}_{\mathrm{REG}}$ is the LED pin regulation volatge (around 1 V ). $\mathrm{V}_{\mathrm{SD}}$ is the LED string short-detect threshold (programmable between 5 and 12 V ).

For Boost configuration with 7 to 10 LEDs in series, OVP is typically set at $\sim 5 \mathrm{~V}$ above the worst-case LED string voltage. For SEPIC configuration with lower number of LEDs in series, OVP may be set closer to the LED voltage.

## Input Disconnect Switch

The A8517 has a gate driver for an external PMOS that can be used to provide an input disconnect protection function. During normal startup, the PMOS is turned on gradually to avoid large inrush current. In the event there is a direct short at the boost stage (either SW or VOUT shorted to GND), high input current will cause the PMOS to turn off.

The input disconnect current threshold is calculated by:

$$
\begin{equation*}
I_{I N M A X}=V_{I N S(T H)} / R_{I N S} \tag{4}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{INS}(\mathrm{TH})}=105 \mathrm{mV}$ (typ).
Under normal operation, the input current is protected by the cycle-by-cycle boost switch current limit. Only in case of a direct short at boost output or SW pin will the input disconnect switch be activated. Therefore the input disconnect current threshold is typically set slightly higher than the switch current limit. For example, choose $\mathrm{R}_{\text {INS }}=0.02 \Omega$ to set $\mathrm{I}_{\text {INMAX }}=5.25 \mathrm{~A}$ approximately.

During normal power-up sequence, as soon as EN goes high, the

GATE pin will start to be pulled low by a $115 \mu \mathrm{~A}$ (typ) current. How quickly the external PMOS turns on depends on the gate capacitance, $\mathrm{C}_{\mathrm{GS}}$, of the PMOS. If the gate capacitance is very low, the inrush current may still exceed 5 A momentarily and trip the input disconnect protection. In this case, an external $\mathrm{C}_{\mathrm{GS}}$ may be added to slow down the PMOS turn-on. A typical value of 10 nF should be sufficient in most cases.

When selecting the external PMOS, check for the following parameters:

- Drain-source breakdown voltage: $\mathrm{B}_{\mathrm{VDSS}}>-50 \mathrm{~V}$
- Gate threshold voltage: ensure it is fully enhanced at $\mathrm{V}_{\mathrm{GS}}$ $=-4 \mathrm{~V}$, and cut-off at -1 V
- $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ : ensure the on-resistance is rated at $\mathrm{V}_{\mathrm{GS}}=-4.5 \mathrm{~V}$ or similar, not at -10 V ; derate it for higher temperatures
The PMOS gate voltage is clamped by the A8517 such that $\mathrm{V}_{\mathrm{GS}}=$ $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {GATE }} \leq 8 \mathrm{~V}$. This is to prevent the gate-source of external PMOS from breaking down due to higher input voltage. In case of very low input voltage, however, $\mathrm{V}_{\mathrm{GS}}$ is limited by $\mathrm{V}_{\mathrm{IN}}$. Therefore it is important to select a PMOS with a lower gate threshold voltage.



## Test conditions:

LED1 and LED2 $=8$ series (dominant LED string), LED4, LED5, LED6 $=7$ series
All other channels disabled
60 mA each enabled channel
LED $\mathrm{V}_{\text {REG }}=0.85 \mathrm{~V}$
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$
$\mathrm{V}_{\text {OUT }}$ hysteresis $=0.25 \mathrm{~V}$

## Scope traces:

C 1 (Yellow) $=\mathrm{V}_{\mathrm{GPO} 1} \mathrm{PWM}$ period ( $5 \mathrm{~V} /$ div)
C 3 (Blue) $=\mathrm{V}_{\text {OUT }}(1 \mathrm{~V} /$ div, offset $=24 \mathrm{~V})$
C 4 (Green) $=$ Total $\mathrm{I}_{\text {LEDx }}(50 \mathrm{~mA} /$ div $)$
Time scale $=500 \mu \mathrm{~s} /$ div
A8517 evaluation PCB:
$\mathrm{L}_{1}=10 \mu \mathrm{H}, \mathrm{C}_{\text {OUT5 }}=68 \mu \mathrm{~F} / 50 \mathrm{~V}$ polymer electrolytic, $\mathrm{C}_{\text {OUT4 } 4}=2.2 \mu \mathrm{~F} /$ 50 V 1206 ceramic, $\mathrm{R}_{\mathrm{Z}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{Z}}=5.6 \mathrm{nF}$, $C_{P}=120 \mathrm{pF}$

Figure 7: Output Hysteresis Waveform, LED1 and LED2 are the Dominant String

## System Failure Detection and Protection

The A8517 is designed to detect and protect against a multitude of system-level failures. Some of those possible faults are illustrated in Figure 8 and the A8517 is described in Table 2.


Figure 8: Examples of System Fault Modes

Table 2: System Failure Mode

| Failure Mode | Symptom | Protected? | A8517 Response |
| :--- | :--- | :--- | :--- |
| Inductor open | Output undervoltage fault detected at startup | Yes | Will not proceed with startup |
| Inductor shorted | Excessive current through SW pin during switching, <br> secondary OCP tripped | Yes | Shuts down and will not retry |
| Diode open | Excessive voltage detected at SW pin, secondary OVP <br> tripped | Yes | Shuts down and will not retry |
| Diode shorted | Excessive current through SW pin during switching | Yes | Shuts down and will not retry |
| Output shorted to GND | Input overcurrent protection tripped at startup | Yes | Shuts off input power via input disconnect <br> switch |
| LED string open or <br> LEDx pin open | IC unable to detect LED current, output ramps up and <br> trips OVP | Yes | Disable offending LED string, other strings <br> continue to operate |
| LEDs shorted within one <br> string | Excessive voltage drop at LEDx pin | Yes | Disable offending LED string, other strings <br> continue to operate |
| LEDx pin to GND short <br> at startup | Detected LED pin to GND short during startup error <br> check | Yes | Will not proceed until fault is removed |
| LEDx pin to GND short <br> during operation | IC unable to detect LED current, output ramps up and <br> trips OVP | Yes | Shuts down and rechecks for pin to GND short <br> before restart |
| FSET pin to GND short <br> or FSET pin open | IC unable to start switching | Yes | Will not restart until fault is removed |
| External synchronization <br> signal disconnected | Unable to detect logic signal at FSET pin | Yes | Falls back to switching frequency determined <br> by R |

## Fault Handling

The A8517 can detect and monitor 12 different fault modes internally. Some can be programmed for latching (flag set, system controller action required) or for auto restart after flag set and condition cleared. Faults are listed in Table 3.

In the event of a fault, registers $0 \times 38$ and $0 \times 39$ hold the fault status to allow the master to read what type of fault (such as OCP, OVP, open LED, and so forth) has been detected.

## INTERNAL STATE MONITORING

There are two general-purpose output pins, GPO1 and GPO2, that can be programmed to monitor selected internal status bits directly. This allows those pins to be used as special IRQ (interrupt request) lines for the system. The system can also monitor non-critical fault occurrences (such as temperature warning or SW current limit) while the IC continues to run. GPO1 and GPO2 are open-drain outputs, and an external pull-up resistor is required at each pin to set the logic-high level required.

## LED THERMAL SHUTDOWN AND DERATING

The A8517 TSD (Thermal Shutdown) threshold is set to $170^{\circ} \mathrm{C}$ (typ). If the die temperature reaches the TSD threshold, boost and LED drivers are disabled. The IC will restart after the die temperature has fallen to $20^{\circ} \mathrm{C}$ below the TSD threshold.

The A8517 also has an optional thermal derating function controlled by a register bit. The LED derating bit enables or disables the Thermal Derating feature, which cuts-back on LED current when the die temperature gets too close to the thermal shutdown threshold. When enabled, the LED current starts decreasing as die temperature rises above $20^{\circ}$ from TSD. The Thermal Derating feature is disabled by default, which means the IC will continue to operate at full LED current until the TSD threshold is reached. Current derating is illustrated by Figure 9.

## LED PIN SHORT TO GND CHECK BEFORE STARTUP

When the IC is enabled for the first time, it checks to determine if any LED pins are shorted to GND and/or are not used (LED string not populated). An internal $60 \mu \mathrm{~A}$ current source pulls all LED pin voltages high. Any LED pin with voltage below 120 mV is considered shorted to GND. Any LED pin with voltage above 270 mV is considered in use (see Figure 10). If any LED channel is unused, that LED pin must be connected to GND through a $4.7 \mathrm{k} \Omega$ resistor (note: there is an internal gated parallel resistor
of $8 \mathrm{k} \Omega$, so the combined sense resistance is $3 \mathrm{k} \Omega$ ). The user can further disable any LED channel through $\mathrm{I}^{2} \mathrm{C}$ programming. All unused LED channels are taken out of regulation at this point and will not contribute to the boost regulation loop. If any LED pin is shorted to ground, the IC will not proceed with soft start until the short is removed for the LED pin. This prevents the A8517 from powering up and putting an uncontrolled amount of current through the LEDs.


Figure 9: Thermal Derating and Shutdown Protection Features


Figure 10: A8517 LED Short-to-GND Check Before Startup

## LED PIN OPEN/SHORT FAULT DURING NORMAL OPERATION

During startup and normal operation, all enabled LED channels are supposed to ramp up in current until each channel regulation target is reached. If any channel is below regulation, it will request the boost output voltage to rise, so the higher voltage can help more current to flow through its LED string. But in the event that an LED pin is either open or shorted to ground, there can be no current flowing through its LED driver. The boost voltage will continue to rise until the OVP fault is tripped.
This function is used in conjunction with general fault 8 (overvoltage protection), so it can be monitored by the $\mathrm{I}^{2} \mathrm{C}$ master. When this bit is set to 0 , the corresponding LED channel is within regulation and operating correctly (or the LED channel has been previously disabled). When the OVP fault is tripped the bit is set to 1 .

When the OVP fault is tripped, any enabled LED channel that is not in regulation is tested for ground-short again:

- If an unregulated channel is shorted to ground, the boost stage is shutdown completely and will not attempt auto-restart. This
is to prevent uncontrolled current from flowing through the LED string. Fault flag is set to signal an LED to GND short fault (\#11). The corresponding bit in the LED Pin Shorted to GND status register is set. The user can then read this register to determine which LED channel is shorted.
- If an unregulated channel is not shorted to ground, the IC will remove the offending channel from regulation, and resume normal operation for other channels. The $\overline{\mathrm{FLAG}}$ pin (which was previously set to signal an OVP fault) is then cleared. The corresponding bit in the Latched Status LEDs in Regulation registers $(0 \times 3 \mathrm{~A}$ and $0 \times 3 \mathrm{~B})$ is set. The user can then read this register to determine which LED channel is open.


## Note:

If the OVP level is programmed too low in the OVP Threshold register for the LED string with highest forward voltage, the LED driver may not be able to reach regulation during startup. In this case, the IC will treat the LED pin as open. The offending LED pin is removed from regulation and the rest of the LED channels will resume normal operation.

Table 3: Internal Fault Modes

| Number and Name | Default Action | Programmable? | Input Disconnect Switch | Boost Switch | LED Current | $\overline{\text { FLAG }}$ Set on Fault? |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fault 1 Input Overcurrent | Latched | No | Off | Off | Off | Yes |
|  | This fault is set when an input overcurrent has been detected $\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {INS }}>100 \mathrm{mV}\right)$. The input disconnect switch is disabled, as well as the boost stage and LED drivers. The fault flag is latched at low. To reenable the part, the EN pin must be cycled. |  |  |  |  |  |
| Fault 2 <br> Output Undervoltage | Auto Restart | Yes | On | Off | Off | Yes |
|  | The IC monitors the output voltage on the OVP pin. If the voltage level drops below output undervoltage threshold, $\mathrm{V}_{\mathrm{UVP}}$ (such as in case of output shorted to GND), the fault will be registered. The boost SW and LED drivers are shut down. |  |  |  |  |  |
| Fault 3 <br> Temperature Warning | Auto Restart | Yes | On | On | Reduced | No |
|  | This is a warning that the IC is approaching thermal shutdown. Typically this fault is asserted at $20^{\circ} \mathrm{C}$ below TSD, and LED current is reduced. As soon as the IC cools down, the fault bit will reset. |  |  |  |  |  |
| Fault 4 Overtemperature Protection | Auto Restart | No | On | Off | Off | Yes |
|  | Fault occurs when the die temperature exceeds the TSD (thermal shutdown) threshold, typically $170^{\circ} \mathrm{C}$. |  |  |  |  |  |
| Fault 5 <br> FSET Short Protection | Auto Restart | Yes | On | Off | Off | Yes |
|  | Fault occurs when the FSET/SYNC current exceeds approximately $180 \mu \mathrm{~A}$ ( $\approx 150 \%$ of maximum current). The boost will stop switching, and the IC will disable the LED sinks until the fault is removed. |  |  |  |  |  |
| Fault 6 <br> SW Primary Current Limit | Auto Restart | No | On | Truncated | On | No |
|  | The device monitors its switch current on a cycle-by-cycle basis, and shuts the switch off for the existing cycle if the current exceeds $\mathrm{I}_{\mathrm{SW}(\text { LIM })}$. Normal switching continues in the next cycle. This fault does not shut down the IC. |  |  |  |  |  |
| Fault 7 <br> SW Secondary Current <br> Limit | Latched | No | Off | Off | Off | Yes |
|  | When the current through the boost SW pin exceeds secondary current limit (ISWLIM(sec) $)$, the part will immediately shut down the input disconnect switch, LED drivers, and boost. To restart the part, either cycle the power or toggle the EN pin. |  |  |  |  |  |
| Fault 8 Overvoltage Protection | Auto Restart | Yes | On | Off | On | Yes |
|  | Fault occurs when the OVP pin exceeds the $\mathrm{V}_{\mathrm{OVP} \text { (th) }}$ threshold. <br> Case 1. All enabled LED strings are in regulation. The IC will immediately stop boost switching. LED current sinks remain active to drain the output voltage. After the output voltage falls below approximately $94 \%$ of the OVP threshold, the IC will resume switching to regulate the output voltage. <br> Case 2. One (or more) enabled LED string is not in regulation. See Fault 11. |  |  |  |  |  |
| Fault 9 <br> Open Diode Protection | Latched | No | Off | Off | Off | Yes |
|  | Secondary overvoltage protection at the SW pin is used for open diode detection. When diode D1 opens up, the SW pin voltage will increase until $\mathrm{V}_{\mathrm{OVP}(\mathrm{sec})}$ is reached. The input disconnect switch is disabled, as well as the boost stage and LED drivers. The FLAG pin is pulled low only while the overvoltage condition exists. To restart the part, either cycle the power or toggle the EN pin. |  |  |  |  |  |
| Fault 10 <br> LED Pin Shorted to GND During Startup | Auto Restart | Yes | On | Off | Off | Yes |
|  | The system at power-up checks if an LED pin is shorted to GND (see the LED Pin Short to GND Check before Startup section for details). If any pin is shorted, the system will not power up and the fault flag will be set. |  |  |  |  |  |

Continued on the next page...

Table 3: Internal Fault Modes (continued)

| Number and Name | Default Action | Programmable? | Input Disconnect Switch | Boost Switch | LED Current | $\overline{\text { FLAG }}$ Set on Fault? |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fault 11 <br> LED Pin Shorted to GND During Normal Operation | Latched | Yes | On | Off | Off | Yes |
|  | This fault occurs when the LED pin is not in regulation and the output reaches OVP. At this time, the system removes LED from the regulation loop, allowing the high output voltage to fall. After this LED is disabled, the IC will determine whether the LED pin is shorted to GND or open (see the LED Pin Open/Short Fault during Normal Operation section for details). If the LED pin is open, the IC will continue to operate with the offending LED turned off. If LED pin is shorted to GND, the IC will shut down and latch off. To restart the part, either cycle the power or toggle the EN pin. |  |  |  |  |  |
|  | Auto Restart | Yes | On | On | On* | Yes |
| Fault 12 <br> LED String Short Detect | This fault is set if any LED pin voltage goes above its LED Short-Detect Threshold (set by corresponding programmable register bits). The offending LED driver is disabled immediately. Other LED strings will continue to work as normal. At the next PWM cycle, the offending LED driver is checked again and may resume operation if the fault has been removed (unless the Auto-restart bit is turned off). |  |  |  |  |  |

[^1]
## APPLICATION INFORMATION

## Typical Applications

The A8517 is highly flexible and supports a wide range of application system configurations. Three example application configurations are described in this section:

- Application A. Driving two high-current, balanced LED strings
- Application B. Driving unbalanced LED strings
- Application C. SEPIC converter



## Application A: Circuit Diagram Showing the A8517 with Optional Input Disconnect Switch

LED current sinks are combined to drive two high-current LED strings. Unused LED pins are connected to GND through $4.7 \mathrm{k} \Omega$ resistors. As long as the two LED strings are well-balanced, the
heat dissipation from the LED current sources (LED1 through LED4 and LED6 through LED9) can be minimized.


## Application B: Circuit Diagram Showing the A8517 Used to Drive Four Unbalanced LED Strings: Separate Strings for White, Red, Green, and Blue LEDs

The white LED string is assumed to have the greatest current and voltage drops across the LEDs. To reduce the power dissipation at other LED current sinks (LED4 through LED9), ballast resis-
tors may be inserted into the LED strings to dissipate part of the heat externally. LED channels for each string should be grouped by programming the Polyphase register.


Application C: The A8517 can be used in a SEPIC (Single-Ended Primary Inductor Converter) Configuration

The main advantage of SEPIC is that output voltage can be either higher or lower than the input voltage. In contrast, the output voltage of a boost converter must be higher than the input. One limitation of SEPIC configurations is that the voltage stress across SW is higher than for boost converters:

- For boost: $\mathrm{V}_{\text {SW }}=\mathrm{V}_{\text {OUT }}$
- For SEPIC: $\mathrm{V}_{\text {SW }}=\mathrm{V}_{\text {IN }}+\mathrm{V}_{\text {OUT }}$

Therefore care must be taken to ensure that $\mathrm{V}_{\text {IN }}+\mathrm{V}_{\text {OUT }}<40 \mathrm{~V}$ for a SEPIC configuration.

## Design Example

This section provides a method for selecting component values when designing an application using the A8517. The results are diagrammed in the schematic shown in Figure 11 at the end of this design example.

The following requirements are considered for this design example:

- $\mathrm{V}_{\mathrm{IN}}: 10$ to 14 V
- Quantity of LED channels (strings), n: 10
- Quantity of series LEDs per channel, nsl: 7
- LED current per channel, $\mathrm{I}_{\text {LED }}: 60 \mathrm{~mA}$
- LED voltage drop, $\mathrm{V}_{\mathrm{f}}: 3 \mathrm{~V}$ at 60 mA
- Boost diode forward voltage, $\mathrm{V}_{\mathrm{d}}: 0.4 \mathrm{~V}$
- $\mathrm{f}_{\mathrm{SW}}: 2 \mathrm{MHz}$
- PWM dimming frequency: 200 Hz at $100 \%$ duty cycle
- Polyphase feature is turned on
- At 12 V and $60 \mathrm{~mA} /$ channel, the IC case temperature rise is measured to be $40^{\circ} \mathrm{C}$. At lower $\mathrm{V}_{\text {IN }}$, the IC case and junction temperature rise will increase. Therefore, if proper cooling is not applied, output current derating would be required.
STEP 1: Determining the output voltage. The output voltage is determined by the following equation:

$$
\begin{equation*}
V_{O U T}=n s l \times V_{f}+V_{L E D}+0.45(V) \tag{5}
\end{equation*}
$$

The regulated $\mathrm{V}_{\text {LED }}$ is 0.85 V . The fixed 0.45 V is related to the output-implemented voltage hysteresis control. During PWM dimming on-time, $\mathrm{V}_{\text {LED }}$ is regulated to 0.85 V . During PWM dimming off-time, the output voltage hysteresis control is 0.45 V . Substituting into equation 5 :

$$
V_{\text {OUT }}=7 \times 3(V)+0.85(V)+0.45(V)=22.3 \mathrm{~V}
$$

STEP 2: Determining the OVP threshold limit. This is the maximum voltage based on the LED requirements. The regulation voltage, $\mathrm{V}_{\text {LED }}$, of the A 8517 is 0.85 V . A constant term, 5 V , is added to give some margin to the design:

$$
\begin{equation*}
V_{O U T(O V P)}=n s l \times V_{f}+V_{L E D}+0.45(V)+5(V) \tag{6}
\end{equation*}
$$

Substituting into equation 6 :

$$
V_{\text {OUT }(O V P)}=7 \times 3(V)+0.85(V)+0.45(V)+5(V)=27.3 \mathrm{~V}
$$

In the OVP Threshold register (0x04), set the OVP threshold to 28 V .

STEP 3: At this point, a quick check should be done to determine if the conversion ratio is acceptable for the selected frequency. First, determine the maximum duty cycle:

$$
\begin{equation*}
D_{M A X}=1-t_{\text {SWOFFTIME }}(\max ) \times f_{\text {SW }}, \tag{7}
\end{equation*}
$$

where $\mathrm{t}_{\text {SWOFFTIME }}(\max ), 85 \mathrm{~ns}$, is found in the datasheet. Substituting into equation 7 :

$$
D_{M A X}=1-(0.085(\mu s) \times 2(M H z))=0.83
$$

Then the theoretical maximum voltage, $\mathrm{V}_{\text {OUTMAX }}$, is calculated as:

$$
\begin{equation*}
V_{\text {OUTMAX }}=\left[V_{I N M I N} /\left(1-D_{M A X}\right)\right]-V_{d} \tag{8}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{d}}$ is the boost diode forward voltage. Substituting into equation 8 :

$$
V_{\text {OUTMAX }}=[10(\mathrm{~V}) /(1-0.83)]-0.4(\mathrm{~V})=58.42 \mathrm{~V}
$$

The theoretical maximum voltage value must be greater than the value $\mathrm{V}_{\mathrm{OUT}(\mathrm{OVP})}$. If this is not the case, the switching frequency of the boost converter must be reduced to meet the maximum duty cycle requirements.
STEP 3: Selecting the inductor. The inductor must be chosen such that it can handle the necessary input current. In most applications due to stringent EMI requirements the system must operate in continuous conduction mode (CCM) at least throughout the normal selected input voltage range and nominal output current.

STEP 3a: Determining the maximum operating duty cycle in CCM. The duty cycle is calculated as follows:

$$
\begin{equation*}
D_{C C M(M A X)}=1-V_{\text {INMIN }} /\left(V_{\text {OUT }(O V P)}+V_{d}\right) \tag{9}
\end{equation*}
$$

and substituting into equation 9 :

$$
D_{C C M(M A X)}=1-10(V) /(28(V)+0.4(V))=0.65
$$

STEP 3b: Determining the maximum and minimum input current to the system. The minimum input current will dictate the inductor value. The maximum input current will dictate the current rating of the inductor.

First, calculate the maximum input current. The input current is output-determined, so:

$$
\begin{equation*}
I_{O U T}=n \times I_{L E D}, \tag{10}
\end{equation*}
$$

given $I_{\text {LED }}=60 \mathrm{~mA}$, substituting into equation 10:

$$
I_{\text {OUT }}=10 \times 0.060(A)=0.6(A)
$$

$\mathrm{I}_{\text {OUT }}$ can be used to calculate the maximum input current:

$$
\begin{equation*}
I_{I N M A X}=\left(V_{\text {OUT }(O V P)} \times I_{\text {OUT }}\right) /\left(V_{\text {INMIN }} \times \eta\right) \tag{11}
\end{equation*}
$$

where $\eta$ is the efficiency value, which can be obtained from efficiency curves in this datasheet (at $\mathrm{f}_{\mathrm{SW}}=2 \mathrm{MHz}$ ). It is approximately $80 \%$ under these conditions. Substituting into equation 11 :

$$
I_{I N M A X}=(28(V) \times 0.60(A)) /(10(V) \times 0.8)=2.1 \mathrm{~A}
$$

Similarly, calculate the minimum input current:

$$
\begin{equation*}
I_{\text {INMIN }}=\left(V_{\text {OUT }} \times I_{\text {OUT }}\right) /\left(V_{\text {INMAX }} \times \eta\right) \tag{12}
\end{equation*}
$$

where $\mathrm{V}_{\text {OUT }}$ is determined by equation 5 , and $\eta$ is the efficiency value, which can be obtained from efficiency curves in this datasheet (at $\mathrm{f}_{\mathrm{SW}}=2 \mathrm{MHz}$ ). It is approximately $85 \%$ under these conditions. Substituting into equation 12 :

$$
I_{I N M I N}=(22.3(V) \times 0.60(A)) /(14(V) \times 0.85)=1.12 \mathrm{~A}
$$

STEP 3c: Determining the inductor value. To ensure that the inductor operates in continuous conduction mode, the value of the inductor must be set such that the $1 / 2$ inductor ripple current is not greater than the average minimum input current:

$$
\begin{equation*}
\Delta I_{L}=I_{I N M A X} \times k_{\text {ripple }} \tag{13}
\end{equation*}
$$

A practical starting point is to consider $\mathrm{k}_{\text {ripple }}$ to be $40 \%$ of the maximum inductor current. Substituting into equation 13:

$$
\Delta I_{L}=2.1(A) \times 0.4=0.84 \mathrm{~A}
$$

The inductor value can then be calculated as:

$$
\begin{equation*}
L_{1}=V_{I N M I N} /\left(\Delta I_{L} \times f_{S W}\right) \times D_{C C M(M A X)} \tag{14}
\end{equation*}
$$

where $\mathrm{D}_{\mathrm{CCM}(\mathrm{MAX})}$ is calculated as in equation 9 . Substituting into equation 14:

$$
L_{1}=10(\mathrm{~V}) /(0.84(\mathrm{~A}) \times 2(\mathrm{MHz})) \times 0.65=3.87 \mu \mathrm{H}
$$

Double-check to make sure that the $1 / 2$ inductor ripple current is less than $\mathrm{I}_{\text {INMIN }}$, by applying equations 12 and 13:
$\mathrm{I}_{\text {INMIN }}>(1 / 2) \times \Delta \mathrm{I}_{\mathrm{L}}$

$$
1.12>0.42 \mathrm{~A}
$$

For lower ripple current, smaller output capacitor, and higher efficiency, we selected the inductor value to be $10 \mu \mathrm{H}$.

STEP 3d: This step is used to verify that there is sufficient slope compensation for the chosen inductor.

The ripple current when $\mathrm{L}=10 \mu \mathrm{H}$ is given by:

$$
\begin{equation*}
\Delta I_{\text {Lused }}=\left(V_{\text {INMIN }} \times D_{C C M(M A X)}\right) /\left(L_{\text {used }} \times f_{S W}\right) \tag{15}
\end{equation*}
$$

Substituting into equation 15 :

$$
\Delta I_{\text {Lused }}=(10(\mathrm{~V}) \times 0.65) /(10(\mu \mathrm{H}) \times 2.0(\mathrm{MHz}))=0.325 \mathrm{~A} .
$$

The minimum required slope compensation is proportional to the switching frequency and it is given by:

$$
\begin{equation*}
S_{E(M N R E \mathcal{O}}=\frac{\Delta I_{\text {Lused }} \times\left(\Delta s \times 10^{-6}\right)}{\left(\frac{1}{f_{S W}}\right) \times\left(1-D_{\text {CCMMMAX }}\right)} \tag{16}
\end{equation*}
$$

where $\Delta \mathrm{s}$ is taken from Riddley's formula:

$$
\begin{align*}
\Delta s & =1-0.18 / D_{C C M(M A X)}  \tag{17}\\
& =1-0.18 / 0.65=0.723 .
\end{align*}
$$

Substituting into equation 16 :

$$
\begin{aligned}
S_{E(M I N E Q)} & =\frac{0.325(\mathrm{~A}) \times\left(0.723 \times 10^{-6}\right)}{\left(\frac{1}{2.0(\mathrm{MHz})}\right) \times(1-0.65)} \\
& =1.34 \mathrm{~A} / \mu \mathrm{s}
\end{aligned}
$$

At 2 MHz switching frequency, $2.3 \mathrm{~A} / \mu$ s slope compensation is implemented in the A8517 (programmable through the $\mathrm{I}^{2} \mathrm{C}$ interface). If the implemented value is less than the figure calculated using equation 16 , then the inductor value must be increased.
STEP 3e: Determining the inductor current rating. The minimum inductor current rating can be calculated as follows:

$$
\begin{gathered}
I_{L M I N}=I_{I N M A X}+1 / 2 \times \Delta I_{L} \\
=2.1(\mathrm{~A})+0.325(\mathrm{~A}) / 2 \\
=2.26 \mathrm{~A}
\end{gathered}
$$

The inductor current rating should be higher than 2.26 A . Because the converter must operate properly until OCP is triggered, it is recommended to select the inductor current rating to be same as the OCP limit, which is 3.8 A . An inductor current rating of 4 A is good.
STEP 4: Selecting the switching frequency. The switching frequency is set by the resistor connected from the FSET/SYNC pin to GND. Using the component values from Figure 2, to operate at a 2 MHz switching frequency $\mathrm{R}_{\text {FSET }}$ should be $10 \mathrm{k} \Omega$.

STEP 5: Choosing the output boost Schottky diode. The Schottky diode must be chosen taking the following four characteristics into account when it is used in LED lighting circuitry:

- Current rating
- Reverse voltage
- Leakage current
- Reverse recovery charge

Current Rating - The diode should be able to handle the same peak current as the inductor:

$$
\begin{align*}
& I_{d p}=I_{\text {INMAX }}+\Delta I_{\text {Lused }} / 2  \tag{19}\\
& =2.1(\mathrm{~A})+0.325(\mathrm{~A}) / 2 \\
& =2.26 \mathrm{~A}
\end{align*}
$$

Reverse Voltage - The reverse voltage rating should be larger than the maximum output voltage. In this case, it is $\mathrm{V}_{\mathrm{OUT}(\mathrm{OVP})}$.
Leakage Current - The third major component in deciding the boost Schottky diode is the reverse leakage current characteristic. This characteristic is especially important when PWM dimming is implemented. During PWM off-time, the boost converter is not switching. This results in a slow bleeding off of the output voltage due to leakage currents. Leakage current can be a large contributor especially at high temperatures. For the diode that was selected in this design, the leakage current varies between 1 and $100 \mu \mathrm{~A}$.

Reverse Recovery Charge - For higher efficiency, the reverse recovery charge should be as small as possible. This charge and the boost switch output capacitor charge are the contributors for the boost turn-on loss. This turn-on loss at high output voltage and high switching frequency becomes significant. A Vishay Schottky diode SS2PH10 2A 100V is selected for this design.
STEP 6: Choosing the output capacitors. The output capacitors
must be chosen such that they can provide filtering for both the boost converter and for the PWM dimming function. In addition, the output capacitors should be big enough to hold and maintain the output voltage within acceptable voltage ripple range during PWM dimming off-time. The major contributor is the leakage current, $\mathrm{I}_{\mathrm{LK}}$. This current is the combination of the OVP sense, as well as the leakage current of the Schottky diode. In this design, the PWM dimming frequency is 200 Hz and the minimum PWM dimming duty cycle is $0.02 \%$. Typically, the voltage variation on the output during PWM dimming should be less than 0.5 V so that no audible hum can be heard.

The selected diode leakage current at a $150^{\circ} \mathrm{C}$ junction temperature and 30 V output is $100 \mu \mathrm{~A}$, and the leakage current through OVP pin is $30 \mu \mathrm{~A}$. The total leakage current can be calculated as follows:

$$
\begin{gather*}
I_{l k}=I_{L K G(\text { diode })}+I_{L K G O V P}  \tag{20}\\
=100 \mu \mathrm{~A}+30 \mu \mathrm{~A} \\
=130 \mu \mathrm{~A}
\end{gather*}
$$

To accommodate this, the output capacitance can be calculated as follows:

$$
\begin{align*}
C_{\text {OUT }} & =\frac{I_{l k} \times\left(1-D_{\text {MIN }}\right)}{f_{\text {SW(PWM) }} \times V_{\text {COUT }}} \\
& =\frac{130(\mu A) \times(1-0.02)}{200(\mathrm{~Hz}) \times 0.450(\mathrm{~V})}  \tag{21}\\
& =1.42 \mu \mathrm{~F}
\end{align*}
$$

where $D_{\text {MIN }}$ is the minimum dimming duty cycle and $f_{\text {SW(PWM) }}$ is the PWM dimming frequency.

A capacitor larger than $1.42 \mu \mathrm{~F}$ should be selected. It should be noted that the ceramic capacitor value is reduced with DC voltage bias. The capacitance value at 30 V output may drop by $40 \%$. $4.7 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}, 50 \mathrm{~V}$ ceramic capacitors are good choice for this design:

| Vendor | Value | Part number |
| :---: | :---: | :---: |
| Murata | $4.7 \mu \mathrm{~F} 50 \mathrm{~V}$ | GRM32ER71H475KA88L |
| Murata | $2.2 \mu \mathrm{~F} 50 \mathrm{~V}$ | GRM31CR71H225KA88L |

It is also necessary to note that, if a high dimming ratio of 5000:1 must be maintained at lower input voltages, then larger output capacitors will be needed.

The rms current through the capacitor is given by:

$$
\begin{align*}
C_{\text {outms }} & =I_{\text {out }} \times \sqrt{\frac{D_{\text {CCMMMAX }}+\frac{\Delta I_{\text {Lused }}}{I_{\text {INAX }} \times 12}}{1-D_{\text {CCMMAX }}}}  \tag{22}\\
& =0.6(A) \times \sqrt{\frac{0.65+\frac{0.325(A)}{2.1(A) \times 12}}{1-0.65}} \\
& =0.826 \mathrm{~A}
\end{align*}
$$

The output capacitor must have a current rating of at least 0.826 A . The capacitors selected in this design have a combined current rating of 3 A .

STEP 7: Selecting the input capacitor. The input capacitor must be selected such that it provides a good filtering of the input voltage waveform. A good rule of thumb is to set the input voltage ripple, $\Delta \mathrm{V}_{\mathrm{IN}}$, to be $1 \%$ of the minimum input voltage. To accommodate this, the input capacitance can be calculated as follows:

$$
\begin{align*}
C_{I N} & =\frac{\Delta I_{\text {Lused }}}{8 \times f_{S W} \times \Delta V_{I N}} \\
& =\frac{0.325(\mathrm{~A})}{8 \times 2(\mathrm{MHz}) \times 0.1(\mathrm{~V})}  \tag{23}\\
& =0.203 \mu \mathrm{~F}
\end{align*}
$$

The rms current through the capacitor is given by:

$$
\begin{align*}
C_{\text {INrms }} & =I_{\text {OUT }} \times \frac{\frac{\Delta I_{\text {Lused }}}{I_{I N M A X}}}{\left(1-D_{\text {CCMMMAX }}\right) \times \sqrt{12}}  \tag{24}\\
& =0.6(\mathrm{~A}) \times \frac{\frac{0.325(A)}{2.1(A)}}{(1-0.65) \times \sqrt{12}} \\
& =0.076 \mathrm{~A}
\end{align*}
$$

$4.7 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}, 50 \mathrm{~V}$ ceramic capacitors are good choice for this design, shown in the following table:

| Vendor | Value | Part number |
| :---: | :---: | :---: |
| Murata | $4.7 \mu \mathrm{~F} \mathrm{50} \mathrm{V}$ | GRM32ER71H475KA88L |
| Murata | $2.2 \mu \mathrm{~F} \mathrm{50} \mathrm{V}$ | GRM31CR71H225KA88L |

If long wires are used for the input, it is necessary to use a much larger input capacitor. A larger input capacitor is also required to have stable input voltage during line transients.

STEP 8: Choosing the input disconnect switch components.
Choose a P-channel MOSFET disconnect switch with current rating the same or higher than the IC trip threshold current limit, Set the limit to be 5 A .

The IC trip current limit, $\mathrm{I}_{\mathrm{LIM}}$, can be set by the input current sense resistor. When the IC detects $\mathrm{V}_{\text {INSTRIP }}, 105 \mathrm{mV}$ (typ), across the input current sense resistor, it turns off the disconnect switch. The sense resistor value can be calculated as follows:

$$
\begin{gather*}
R_{\text {SENSE }}=V_{\text {INSTRIP }} / I_{L I M}  \tag{25}\\
=0.105(\mathrm{~V}) / 5(\mathrm{~A}) \\
=0.021 \Omega
\end{gather*}
$$

A $18 \mathrm{~m} \Omega / 0.5 \mathrm{~W}, 1206$ resistor is selected. Therefore, the actual current limit is calculated by rearranging equation 25 :
$I_{L I M}=0.105 \mathrm{~V} / 0.018 \Omega=5.8 \mathrm{~A}$
The AO4421 6.2 A / 60 V P-channel MOSFET is selected.
STEP 9: Selecting the ADDR pin resistor value. Use a $0 \Omega$ resistor address 1000000.
STEP 10: Selecting the SDA pin pull-up resistor. Use a $2 \mathrm{k} \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}$.

STEP 11: Selecting the $\overline{\mathrm{FLAG}}$, GPO1, and GPO2 pull-up resistors. For each of these output pins, use a $10 \mathrm{k} \Omega$ resistor to $\mathrm{V}_{\mathrm{CC}}$.
STEP 12: Selecting the output LEDs. High power white 3000 K 85 CRI Duris E5 (LCW JDSHEC-EUFQ-5R8T-1) LEDs were selected.
STEP 13: Selecting $\mathrm{C}_{\mathrm{Q} 1}$, placed from the drain of Q 1 to GND. The purpose of this capacitor is to absorb the negative spike generated by L1 when the input disconnect switch is turned off. Use a small value such as $1 \mu \mathrm{~F} / 50 \mathrm{~V}$ ceramic. A large value may trip OCP during startup or a fast VIN transient.

STEP 14: See appendix A for a detailed description of how to calculate $\mathrm{R}_{\mathrm{Z}}, \mathrm{C}_{\mathrm{Z}}$, and $\mathrm{C}_{\mathrm{P}}$. Using $\mathrm{L}_{1}=10 \mu \mathrm{H}, \mathrm{C}_{\mathrm{OUT}}=(4.7 \mu \mathrm{~F}+$ $2.2 \mu \mathrm{~F}$ ), and $\mathrm{f}_{\mathrm{C}}=30 \mathrm{kHz}$, the calculation results for $\mathrm{R}_{\mathrm{Z}}, \mathrm{C}_{\mathrm{Z}}$, and $\mathrm{C}_{\mathrm{P}}$ are: $\mathrm{R}_{\mathrm{Z}}=240 \Omega, \mathrm{C}_{\mathrm{Z}}=220 \mathrm{nF}$, and $\mathrm{C}_{\mathrm{P}}=100 \mathrm{pF}$.


Figure 11: Schematic Diagram Showing Calculated Components from the Above Design Example

## PACKAGE OUTLINE DRAWING

> For Reference Only - Not for Tooling Use
> (Reference Allegro DWG-0000379, Rev. 3 and JEDEC MO-153AET)
> Dimensions in millimeters - NOT TO SCALE
> Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown


Figure 12: Package LP, 28-Pin TSSOP with Exposed Thermal Pad

Allegro MicroSystems

## APPENDIX A: PROGRAMMING INFORMATION

The $I^{2} \mathrm{C}$ registers are setup in clusters. Each cluster has an 8-bit register in a group which is called register bank (RB).
The $\mathrm{I}^{2} \mathrm{C}$ interface communicates with the system via separate read and write registers, as shown in Figure A-1.


Figure A-1: $\mathrm{I}^{2}$ C Interface Communication Structure


Figure A-2: $I^{2}$ C Interface During Normal Operation

## I2C Interface Description

The A8517 provides an $\mathrm{I}^{2} \mathrm{C}$-compliant serial interface that exchanges commands and data between a system microcontroller (master) and the A8517 (slave). Two bus lines, SCL and SDA, provide access to the internal control registers. The clock input on the SCL pin is generated by the master, while the SDA line functions as either an input or an open drain output for the A8517, depending on the direction of the data flow.

The $I^{2} \mathrm{C}$ input thresholds depend on the $\mathrm{V}_{\mathrm{DD}}$ voltage of the A8517. The threshold levels across the operating $\mathrm{V}_{\mathrm{DD}}$ range are compatible with 3 V logic.

## Timing Considerations

$\mathrm{I}^{2} \mathrm{C}$ communication is composed of several steps, in the following sequence:

1. Start Condition. Defined by a negative edge on the SDA line, while SCL is high (see Figure A-3).
2. Address Cycle. 7 bits of address, plus 1 bit to indicate write (0) or read (1), and an acknowledge bit (see Figure A-4).
3. Data Cycles. Reading or writing 8 bits of data followed by an acknowledge bit (see Figure A-4).
4. Stop Condition. Defined by a positive edge on the SDA line, while SCL is high (see Figure A-3).
It is possible for the Start or Stop condition to occur at any time during a data transfer. The A8517 always responds by resetting the data transfer sequence. Except to indicate a Start or Stop condition, SDA must be stable while the clock is high (Figure A-3). SDA can only be changed while SCL is low.

(A) Start and Stop Conditions

(B) Clock and Data Bit Synchronization

Figure A-3: Bit Transfer on the $\mathrm{I}^{2} \mathrm{C}$ Bus


Figure A-4: Complete Data Transfer Pulse Train

The state of the Read/Write bit $(\mathrm{R} / \overline{\mathrm{W}})$ is set low to indicate a Write cycle and set high to indicate a Read cycle.

The master monitors for an acknowledge bit to determine if the slave device is responding to the address byte sent to the A8517. When the A8517 decodes the 7-bit address field as a valid address, it acknowledges by pulling SDA low during the ninth clock cycle.
During a data write from the master, the A8517 pulls SDA low during the clock cycle that follows each data byte, in order to indicate that the data has been successfully received.

After sending either an address byte or a data byte, the master
device must release the SDA line before the ninth clock cycle, in order to allow the handshaking to occur.

## ${ }^{2}{ }^{2} \mathrm{C}$ Command Write to the A8517

The master controls the A8517 by programming it as a slave. To do so, the master transmits data bits to the SDA input of the A8517, synchronized with the clocking signal the master transmits simultaneously on the SCL input (Figure A-5).

A complete transmission begins with the master pulling SDA low (Start bit), and completes with the master releasing the SDA line (Stop bit). Between these points, the master transmits a pattern of address bits with a Write command bit $(\mathrm{R} / \overline{\mathrm{W}})$, then the register


Write to a single register


Figure A-5: Writing to Single and to Multiple Registers
www.allegromicro.com
address, and finally the data. The address therefore consists of two bytes, comprised of the A8517 chip address, with the write enable bit, followed by the address of the individual register.

After each byte, the slave A8517 acknowledges by transmitting a low to the master on the SDA line. After writing data to a register the master must provide a Stop bit if writing is completed. Otherwise, the master can continue sending data to the device and it will automatically increase the register value by one for additional data byte. This allows faster data entry but restricts the data entry to sequential registers.

## ${ }^{2}{ }^{2} \mathrm{C}$ Command Read from the A8517

The master can read back the register values of the A8517. The Read command is given in the $\mathrm{R} / \overline{\mathrm{W}}$ bit of the address byte. To do so, the master transmits data bits to the SDA input of the A8517, synchronized with the clocking signal the master transmits simultaneously on the SCL input. The pulse train is shown in figure 16. A complete transmission begins with the master pulling SDA low (Start bit), and completes with the master releasing the SDA pin (Stop bit). Between these points, the master transmits a pattern of chip address with the Read command $(\mathrm{R} / \overline{\mathrm{W}}=1)$ and then the address of the register to be read. Again, the address consists of two bytes, comprising the address of the A8517 (chip address) with the read enable bit, followed by the address of the individual register. The bus master then executes a Master Restart, reissues the slave address, then the A8517 exports the data byte for that register, synchronized with the clock pulse supplied by the master. The master must provide the clock pulses, as the A8517 slave does not have the capability to generate them.

If the master does not send an non-acknowledge bit ( $\mathrm{AK}=1$ ) after receiving the data, the A8517 will continue sending data from the sequential registers after the addressed one, as shown in Figure 16. After the master provides an non-acknowledge bit, the A8517 will stop sending the data. After that, if additional register reads are required, the process must start over again.

## Order of Reading and Writing Registers

All $\mathrm{I}^{2} \mathrm{C}$ registers can be read back in any order, either one byte at a time or multiple bytes sequentially.

As for writing, however, the following register pairs must be written sequentially as a 16-bit word (MSB/LSB):

- Reg0x00-01 = LED channel enable
- Reg0x02-03 = LED PWM period
- Reg0x10-11 = LED1 PWM on-time
- Reg0x12-13 = LED2 PWM on-time
- Reg0x22-23 = LED10 PWM on-time


## Dealing with Incomplete Transmission

There is no restriction on how slow the $I^{2} \mathrm{C}$ clock can be. Suppose the Master sent out part of a data byte and then paused, the Slave will wait for the rest of the byte indefinitely. The proper way for the Master to terminate an incomplete transmission is to send out either a STOP command or a new START command. The Slave will then discard the previously received incomplete data.


Read from a single register
Read from multiple registers continuously


Figure A-6: Reading from Single and to Multiple Registers

## Register Map

Table A-1: Register Banks and Bit Names

| RB\# | Address | Register Name | Definition | Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | fau |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Value |  |
| 0 | 0x00 | LED Enable | Enable / disable each populated LED string | - | - | - | - | - | - | LED10EN | LED9EN | 00000011 | R/W |
| 1 | 0x01 |  |  | LED8EN | LED7EN | LED6EN | LED5EN | LED4EN | LED3EN | LED2EN | LED1EN | 11111111 | R/W |
| 2 | $0 \times 02$ | LED PWM Period | Program the PWM period for all LED strings | - | - | - | PWM12 | PWM11 | PWM10 | PWM9 | PWM8 | 00001111 | R/W |
| 3 | 0x03 |  |  | PWM7 | PWM6 | PWM5 | PWM4 | PWM3 | PWM2 | PWM1 | PWM0 | 11111111 | R/W |
| 4 | 0x04 | OVP <br> Threshold | Program the OVP threshold | - | - | - | OVP4 | OVP3 | OVP2 | OVP1 | OVP0 | 00011100 | R/W |
| 5 | 0x05 | Boost Dithering and Thermal Derating | Program the boost dither and LED derating | - | - | - | - | - | TD | BD1 | BD2 | 00000000 | R/W |
| 6 | 0x06 | Fault Mode | Program the fault action type for general 12 faults | - | - | - | - | FAULT12 | FAULT11 | FAULT10 | FAULT9 | 00001010 | R/W |
| 7 | 0x07 |  |  | FAULT8 | FAULT7 | FAULT6 | FAULT5 | FAULT4 | FAULT3 | FAULT2 | FAULT1 | 10111110 | R/W |
| 8 | 0x08 | Polyphase Grouping | Program the polyphase for LEDs 2 through 10 | - | - | - | - | - | - | - | LED10PPH | 00000000 | R/W |
| 9 | 0x09 |  |  | LED9PPH | LED8PPH | LED7PPH | LED6PPH | LED5PPH | LED4PPH | LED3PPH | LED2PPH | 00000000 | R/W |
| 10 | 0x0A | LED ShortDetect Threshold | Program LED short detect threshold for LEDs 1-2 | - | SDT2_2 | SDT2_1 | SDT2_0 | - | SDT1_2 | SDT1_1 | SDT1_0 | 00000000 | R/W |
| 11 | 0x0B |  | Program LED short detect threshold for LEDs 3-4 | - | SDT4_2 | SDT4_1 | SDT4_0 | - | SDT3_2 | SDT3_1 | SDT3_0 | 00000000 | R/W |
| 12 | $0 \times 0 \mathrm{C}$ |  | Program LED short detect threshold for LEDs 5-6 | - | SDT6_2 | SDT6_1 | SDT6_0 | - | SDT5_2 | SDT5_1 | SDT5_0 | 00000000 | R/W |
| 13 | 0x0D |  | Program LED short detect threshold for LEDs 7-8 | - | SDT8_2 | SDT8_1 | SDT8_0 | - | SDT7_2 | SDT7_1 | SDT7_0 | 00000000 | R/W |
| 14 | 0x0E |  | Program LED short detect threshold for LEDs 9-10 | - | SDT10_2 | SDT10_1 | SDT10_0 | - | SDT9_2 | SDT9_1 | SDT9_0 | 00000000 | R/W |
| 15 | 0x0F | GPO Control | General-purpose output selection | - | - | - | GPO1S1 | GPO1S0 | - | GPO2S1 | GPO2S0 | 00000000 | R/W |
| 16 | 0x10 | PWM Dimming On-Time | Program PWM on-time for LED1 | T1_15 | T1_14 | T1_13 | T1_13 | T1_12 | T1_11 | T1_10 | T1_9 | 00000000 | R/W |
| 17 | 0x11 |  |  | T1_8 | T1_7 | T1_6 | T1_5 | T1_4 | T1_3 | T1_2 | T1_1 | 00000000 | R/W |
| 18 | 0x12 |  | Program PWM on-time for LED2 | T2_15 | T2_14 | T2_13 | T2_13 | T2_12 | T2_11 | T2_10 | T2_9 | 00000000 | R/W |
| 19 | 0x13 |  |  | T2_8 | T2_7 | T2_6 | T2_5 | T2_4 | T2_3 | T2_2 | T2_1 | 00000000 | R/W |
| 20 | 0x14 |  | Program PWM on-time for LED3 | T3_15 | T3_14 | T3_13 | T3_13 | T3_12 | T3_11 | T3_10 | T3_9 | 00000000 | R/W |
| 21 | 0x15 |  |  | T3_8 | T3_7 | T3_6 | T3_5 | T3_4 | T3_3 | T3_2 | T3_1 | 00000000 | R/W |
| 22 | 0x16 |  | Program PWM on-time for LED4 | T4_15 | T4_14 | T4_13 | T4_13 | T4_12 | T4_11 | T4_10 | T4_9 | 00000000 | R/W |
| 23 | 0x17 |  |  | T4_8 | T4_7 | T4_6 | T4_5 | T4_4 | T4_3 | T4_2 | T4_1 | 00000000 | R/W |
| 24 | 0x18 |  | Program PWM on-time for LED5 | T5_15 | T5_14 | T5_13 | T5_13 | T5_12 | T5_11 | T5_10 | T5_9 | 00000000 | R/W |
| 25 | 0x19 |  |  | T5_8 | T5_7 | T5_6 | T5_5 | T5_4 | T5_3 | T5_2 | T5_1 | 00000000 | R/W |
| 26 | 0x1A |  | Program PWM on-time for LED6 | T6_15 | T6_14 | T6_13 | T6_13 | T6_12 | T6_11 | T6_10 | T6_9 | 00000000 | R/W |
| 27 | $0 \times 1 \mathrm{~B}$ |  |  | T6_8 | T6_7 | T6_6 | T6_5 | T6_4 | T6_3 | T6_2 | T6_1 | 00000000 | R/W |
| 28 | 0x1C |  | Program PWM on-time for LED7 | T7_15 | T7_14 | T7_13 | T7_13 | T7_12 | T7_11 | T7_10 | T7_9 | 00000000 | R/W |
| 29 | 0x1D |  |  | T7_8 | T7_7 | T7_6 | T7_5 | T7_4 | T7_3 | T7_2 | T7_1 | 00000000 | R/W |
| 30 | 0x1E |  | Program PWM on-time for LED8 | T8_15 | T8_14 | T8_13 | T8_13 | T8_12 | T8_11 | T8_10 | T8_9 | 00000000 | R/W |
| 31 | 0x1F |  |  | T8_8 | T8_7 | T8_6 | T8_5 | T8_4 | T8_3 | T8_2 | T8_1 | 00000000 | R/W |
| 32 | 0x20 |  | Program PWM on-time for LED9 | T9_15 | T9_14 | T9_13 | T9_13 | T9_12 | T9_11 | T9_10 | T9_9 | 00000000 | R/W |
| 33 | $0 \times 21$ |  |  | T9_8 | T9_7 | T9_6 | T9_5 | T9_4 | T9_3 | T9_2 | T9_1 | 00000000 | R/W |
| 34 | 0x22 |  | Program PWM on-time for LED10 | T10_15 | T10_14 | T10_13 | T10_13 | T10_12 | T10_11 | T10_10 | T10_9 | 00000000 | R/W |
| 35 | 0×23 |  |  | T10_8 | T10_7 | T10_6 | T10_5 | T10_4 | T10_3 | T10_2 | T10_1 | 00000000 | R/W |

Continued on the next page...

Table A-1: Register Banks and Bit Names (continued)

|  |  |  |  | Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RB\# | Address | Name | Definition | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Value |  |
| 36 | 0x24 | PWM On-Time Update | Command loading all LED on-times | - | - | - | - | - | - | - | LOAD | 00000000 | W |
| 37 | 0x25 | LED <br> Regulation Voltage and Output Hysteresis | Program boost slope compensation, hysteresis, LED regulation voltage and Dummy Load | DUMMYLOAD | - | - | - | LEDREG | - | OUTHYS | SLOPE | 00000000 | R/W |
| 38 | 0x26 | LEDx DC current | Program the DC current of LED1 | - | - | DC1_5 | DC1_4 | DC1_3 | DC1_2 | DC1_1 | DC1_0 | 00011111 | R/W |
| 39 | 0x27 |  | Program the DC current of LED2 | - | - | DC2_5 | DC2_4 | DC2_3 | DC2_2 | DC2_1 | DC2_0 | 00011111 | R/W |
| 40 | 0x28 |  | Program the DC current of LED3 | - | - | DC3_5 | DC3_4 | DC3_3 | DC3_2 | DC3_1 | DC3_0 | 00011111 | R/W |
| 41 | 0x29 |  | Program the DC current of LED4 | - | - | DC4_5 | DC4_4 | DC4_3 | DC4_2 | DC4_1 | DC4_0 | 00011111 | R/W |
| 42 | 0x2A |  | Program the DC current of LED5 | - | - | DC5_5 | DC5_4 | DC5_3 | DC5_2 | DC5_1 | DC5_0 | 00011111 | R/W |
| 43 | 0x2B |  | Program the DC current of LED6 | - | - | DC6_5 | DC6_4 | DC6_3 | DC6_2 | DC6_1 | DC6_0 | 00011111 | R/W |
| 44 | 0x2C |  | Program the DC current of LED7 | - | - | DC7_5 | DC7_4 | DC7_3 | DC7_2 | DC7_1 | DC7_0 | 00011111 | R/W |
| 45 | 0x2D |  | Program the DC current of LED8 | - | - | DC8_5 | DC8_4 | DC8_3 | DC8_2 | DC8_1 | DC8_0 | 00011111 | R/W |
| 46 | 0x2E |  | Program the DC current of LED9 | - | - | DC9_5 | DC9_4 | DC9_3 | DC9_2 | DC9_1 | DC9_0 | 00011111 | R/W |
| 47 | 0x2F |  | Program the DC current of LED10 | - | - | DC10_5 | DC10_4 | DC10_3 | DC10_2 | DC10_1 | DC10_0 | 00011111 | R/W |
| 48 | 0x30 | Fault Status | Check the general 12 faults active fault status | - | - | - | - | FS12 | FS11 | FS10 | FS9 | xxxx $x$ xxx | R |
| 49 | 0x31 |  |  | FS8 | FS7 | FS6 | FS5 | FS4 | FS3 | FS2 | FS1 | $x x x x x x x x$ | R |
| 50 | 0×32 | Active LED Inregulation Status | Read the status of LEDs in regulation | - | - | - | - | - | - | REG10 | REG9 | xxxx xxxx | R |
| 51 | 0x33 |  |  | REG8 | REG7 | REG6 | REG5 | REG4 | REG3 | REG2 | REG1 | XXXX XXXX | R |
| 52 | 0x34 | LED Pin <br> Shorted <br> to GND <br> Status | Read the status of LED pin-to-GND shorts | - | - | - | - | - | - | LGS10 | LGS9 | xxxx xxxx | R |
| 53 | 0x35 |  |  | LGS8 | LGS7 | LGS6 | LGS5 | LGS4 | LGS3 | LGS2 | LGS1 | XXXX XXXX | R |
| 54 | 0x36 | LED String ShortDetect Status | Read the status of LED string short detect | - | - | - | - | - | - | LSD10 | LSD9 | Xxxx xxxx | R |
| 55 | 0x37 |  |  | LSD8 | LSD7 | LSD6 | LSD5 | LSD4 | LSD3 | LSD2 | LSD1 | XXXX XXXX | R |
| 56 | 0x38 | Latched Fault Status | Check the general 12 faults hold fault status | - | - | - | - | FAULTHST12 | FAULTHST11 | FAULTHST10 | FAULTHST9 | xxxx xxxx | R/COW |
| 57 | 0x39 |  |  | FAULTHST8 | FAULTHST7 | FAULTHST6 | FAULTHST5 | FAULTHST4 | FAULTHST3 | FAULTHST2 | FAULTHST1 | $x x x x x x x x$ | R/COW |
| 58 | $0 \times 3 \mathrm{~A}$ |  | Check the hold fault status of LEDs in regulation | - | - | - | - | - | - | LED10HREG | LED9HREG | xxxxxxxx | R/COW |
| 59 | 0x3B |  |  | LED8HREG | LED7HREG | LED6HREG | LED5HREG | LED4HREG | LED3HREG | LED2HREG | LED1HREG | XXXX XXXX | R/COW |
| 60 | 0x3C |  | Read the hold fault status of LED GND shorts | - | - | - | - | - | - | LED10HGND | LED9HGND | $x x x x x x x x$ | R/COW |
| 61 | 0x3D |  |  | LED8HGND | LED7HGND | LED6HGND | LED5HGND | LED4HGND | LED3HGND | LED2HGND | LED1HGND | xxxx xxxx | R/COW |
| 62 | $0 \times 3 \mathrm{E}$ |  | Read the hold fault status of LED string short detect | - | - | - | - | - | - | LED10HOVP | LED9HOVP | XXXX XXXX | R/COW |
| 63 | 0x3F |  |  | LED8HOVP | LED7HOVP | LED6HOVP | LED5HOVP | LED4HOVP | LED3HOVP | LED2HOVP | LED1HOVP | xxxx $x$ xxx | R/COW |
| 64 | 0x40 |  | Read the status of LED Drive OK | - | - | - | - | - | - | LED10VCC | LED9VCC | XXXXXXXX | R |
| 65 | 0x41 |  |  | LED8VCC | LED7VCC | LED6VCC | LED5VCC | LED4VCC | LED3VCC | LED2VCC | LED1VCC | xxxx $x x x x$ | R |
| 66 | 0x42 |  | Read the fault hold status of LED Drive OK | - | - | - | - | - | - | LED10HVCC | LED9HVCC | xxxxxxxx | R/COW |
| 67 | 0x43 |  |  | LED8HVCC | LED7HVCC | LED6HVCC | LED5HVCC | LED4HVCC | LED3HVCC | LED2HVCC | LED1HVCC | XXXX XXXX | R/COW |

[^2]
## Register Field Reference

## LED Enable

Address: 0x00:0x01

| RB | RB0 (0x00) |  |  |  |  |  |  |  | RB1 (0x01) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | - | - | - | - | - | - | $\begin{gathered} \text { LED } \\ \text { ENABLE_M } \end{gathered}$ |  | LED Enable_L |  |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Value | X | X | X | X | X | X | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| MSB $=$ Bit 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

LED Enable_M [9:8]
LED Enable Settings (MSB Byte)
Enables or disables LED strings 9 to 10.

| Bit | Value | Description |
| :---: | :---: | :--- |
| 9 | 0 | Disable LED10 |
|  | 1 | Enable LED10 (default) |
| 8 | 0 | Disable LED9 |
|  | 1 | Enable LED9 (default) |

## Note:

If any LED is unpopulated (signalled by having a $4.7 \mathrm{k} \Omega$ resistor from the LEDx pin to GND), but during startup it is incorrectly set to Enable in this register, the IC considers this an error and will not proceed with startup. This is summarized in the following table:

| LED String <br> Hardware <br> Status | Register <br> (RB0+1 Enable <br> Status | LED Llght | Fault Flag |
| :---: | :---: | :---: | :---: |
| Populated | Disabled | Off | High (no fault) |
|  | Enabled | On | High (no fault) |
| Unpopulated <br> $(4.7 \mathrm{k} \Omega$ resistor <br> to GND) | Disabled | Off | High (no fault) |
|  | Enabled | Off | Low (fault) |

LED Enable_L [7:0]
LED Enable Settings (LSB Byte)
Enables or disables LED strings 1 to 8.

| Bit | Value |  |
| :---: | :---: | :--- |
| 7 | 0 | Disable LED8 |
|  | 1 | Enable LED8 (default) |
| 6 | 0 | Disable LED7 |
|  | 1 | Enable LED7 (default) |
| 5 | 0 | Disable LED6 |
|  | 1 | Enable LED6 (default) |
| 4 | 0 | Disable LED5 |
|  | 1 | Enable LED5 (default) |
| 3 | 0 | Disable LED4 |
|  | 1 | Enable LED4 (default) |
| 2 | 0 | Disable LED3 |
|  | 1 | Enable LED3 (default) |
| 1 | 0 | Disable LED2 |
|  | 1 | Enable LED2 (default) |
| 0 | 0 | Disable LED1 |
|  | 1 | Enable LED1 (default) |

## LED PWM Period

Address: 0x02:0x03

| RB | RB2 (0x02) |  |  |  |  |  |  |  | RB3 (0x03) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | - | - | - | PWM_Period_H |  |  |  |  | PWM_Period_L |  |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Value | X | X | X | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| MSB = Bit 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

```
PWM_Period_H [12:8]
PWM Dimming Period (MSB Byte)
PWM_Period_L [7:0]
PWM Dimming Period (LSB Byte)
```

| Bit | Value | Description |
| :---: | :---: | :---: |
| $12: 0$ | $0 / 1$ | Absolute PWM period multiplier |

This register allows the user to set a wide variety of PWM dimming periods. Bit resolution is $1.5 \mu \mathrm{~s}$. The actual PWM period is defined as $(\mathrm{N}+1) \times 1.5 \mu \mathrm{~s}$, where N is the combined value stored in these two register banks. A 13-bit total programming capability allows the user program up to approximately a 10 ms PWM period (a 100 Hz PWM frequency).

The smallest recommended PWM period is $45 \mu \mathrm{~s}(22 \mathrm{kHz}$ PWM frequency). The maximum recommended PWM period is 9.830 ms , which corresponds to a setting of XXX1 100110011000 (calculated as: $(6552+1) \times 1.5 \mu \mathrm{~s}=$ 9.8295 ms ).

It is possible for the user to program a longer PWM period, but doing so will not allow $100 \%$ PWM dimming because the LED on-time counter can be programmed only up to a maximum of 9.830 ms . So for example, if the user programs the maximum period (XXX1 11111111 1111), this gives a PWM period of $(8191+1) \times 1.5 \mu \mathrm{~s}=12.288 \mathrm{~ms}$, so all LEDs would be limited to an $80 \%$ PWM duty cycle.

The reset setting is $0 x 0 \mathrm{fff}=4095$. This corresponds to a PWM period of $(4095+1) \times 1.5 \mu \mathrm{~s}=6.144 \mathrm{~ms}(162.8 \mathrm{~Hz}$ PWM frequency).
Example: To set the PWM frequency to 400 Hz :

1. $P W M$ period $=1 / 400=2.5 \mathrm{~ms}$
2. Number of steps $=2.5 \mathrm{~ms} / 1.5 \mu \mathrm{~s}=1667$
3. The required LED PWM_Period register value is then 1666 (XXX0 01101000 0010):

$$
\begin{aligned}
& \mathrm{RB} 2=00000110(\mathrm{MSB}) \\
& \mathrm{RB} 3=10000010(\mathrm{LSB})
\end{aligned}
$$

## OVP Threshold

Address: 0x04

| RB | RB4 (0x04) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Name | - | - | - | OVP |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Value | X | X | X | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |  |
| Reset | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |
| MSB = Bit 4 |  |  |  |  |  |  |  |  |  |

## OVP [4:0]

OVP Trip Point
Sets the OVP trip point multiplier. Bit resolution is 1.0 V . The OVP trip point can be set anywhere from $8 \mathrm{~V}(00000)$ to 39 V (11111). Example: The reset value of $0 \times 1 \mathrm{C}, 28$ decimal, gives an OVP trip point of: $8 \mathrm{~V}+(1.0 \mathrm{~V}$
$\times 28)=36 \mathrm{~V}$.

| Bit | Value | Description |
| :---: | :---: | :---: |
| $4: 0$ | $0 / 1$ | Sets the OVP threshold multiplier |

## Boost Dithering and Thermal Derating

Address: 0x05

| RB | RB5 (0x05) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | - | - | - | - | - | TD | BD1 | BD0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Value | X | X | X | X | X | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MSB = Bit 2 |  |  |  |  |  |  |  |  |

## TD [2]

LED Derating Enable
Enables the Thermal Derating function.

| Bit | Value | Description |
| :---: | :---: | :---: |
| 2 | 0 | Disable Thermal Derating feature (default) |
|  | 1 | Enable Thermal Derating |

## BDx [1:0]

Boost Dither Enable and Magnitude
Enable and set the multiplier for the main switching frequency dithering feature. Not available when external synchronization signal is used (through FSET/SYNC pin). Example: Value of 11 sets $\pm 15 \%$ (step size $x$ number of steps $=5 \% \times 3$ ). If $f_{s w}=600 \mathrm{kHz}, \pm 90 \mathrm{kHz}$ : lower frequency $=$ 510 kHz , upper frequency $=690 \mathrm{kHz}$.

| Bit |  | Description |
| :---: | :---: | :---: |
| BD1 | BDO |  |
| 0 | 0 | Disable dithering (default) |
| 0 | 1 | Frequency variation $\pm 5 \%$ of nominal $\mathrm{f}_{\mathrm{SW}}$ |
| 1 | 0 | Frequency variation $\pm 10 \%$ of nominal $\mathrm{f}_{\mathrm{SW}}$ |
| 1 | 1 | Frequency variation $\pm 15 \%$ of nominal $\mathrm{f}_{\mathrm{SW}}$ |

## Fault Mode

Address: 0x06:0x07

| RB | RB6 (0x06) |  |  |  |  |  |  |  | RB7 (0x07) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | - | - | - | - | FAULT CNTRL_M |  |  |  | FAULT CNTRL_L |  |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R | R/W | R | R | R/W | R | R/W | R/W | R |
| Value | X | X | X | X | 0/1 | 0/1 | 0/1 | 0 | 0/1 | 0 | 1 | 0/1 | 1 | 0/1 | 0/1 | 0 |
| Reset | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| MSB = Bit 11 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

FAULT CNTRL_M [11:8]
Fault Control Mode Settings (MSB Byte)
Sets the fault handling behavior for faults 9 through 12. Certain bits are non-programmable (default value only) for safety reasons.

| Bit | Value | Description |
| :---: | :---: | :---: |
| 11 | 0 | Fault 12 Latched (no auto restart) |
|  | 1 | Fault 12 Auto restart (default) |
| 10 | 0 | Fault 11 Latched (no auto restart) (default) |
|  | 1 | Fault 11 Auto restart |
| 9 | 0 | Fault 10 Latched (no auto restart) |
|  | 1 | Fault 10 Auto restart (default) |
| 8 | 0 | Fault 9 Latched (no auto restart) (default) |

FAULT CNTRL_L [7:0]
Fault Control Mode Settings (LSB Byte)
Sets the fault handling behavior for faults 8 through 1. Certain bits are non-programmable (default value only) for safety reasons.

| Bit | Value | Description |
| :---: | :---: | :---: |
| 7 | 0 | Fault 8 Latched (no auto restart) |
|  | 1 | Fault 8 Auto restart (default) |
| 6 | 0 | Fault 7 Latched (no auto restart) (default) |
| 5 | 1 | Fault 6 Auto restart (default) |
|  | 0 | Fault 5 Latched (no auto restart) |
|  | 1 | Fault 5 Auto restart (default) |
| 3 | 1 | Fault 4 Auto restart (default) |
|  | 0 | Fault 3 Latched (no auto restart) |
|  | 1 | Fault 3 Auto restart (default) |
| 1 | 0 | Fault 2 Latched (no auto restart) |
|  | 1 | Fault 2 Auto restart (default) |
| 0 | 0 | Fault 1 Latched (no auto restart) (default) |

Polyphase Grouping
Address: 0x08:0x09

| RB | RB8 (0x08) |  |  |  |  |  |  |  | RB9 (0x09) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | - | - | - | - | - | - | - | POLYPHASE_M | POLYPHASE_L |  |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Value | X | X | X | X | X | X | X | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MSB $=$ Bit 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## POLYPHASE_M [8]

LED String Grouping (MSB Byte)
Enables grouping with LED10.

| Bit | Value | Description |
| :---: | :---: | :---: |
| 8 | 0 | LED10 not grouped (default) |
|  | 1 | LED10 grouped |

An ungrouped LED channel starts PWM operation in a separate time slot, with duty cycle specified by the corresponding PWM Dimming On-Time register.

A grouped LED channel starts in the same time slot as the next lower-numbered channel, and inherits the PWM Dimming OnTime of that lower-numbered channel (the original time slot of the grouped channel is not used). If more than one adjacent channels are grouped, the entire group starts at the time slot of the lowest-numbered channel in the group, and inherits that on-time setting. Example: Set bit 6 to group LED8 with LED7 (start and duty cycle according to LED7), also set bit 5 to group LED8 and LED7 with LED6 (start and duty cycle according to LED6).

## POLYPHASE_L [7:0]

LED String Grouping (LSB Byte)
Enables grouping with LED10 through LED2. Note: LED1 is not included, because there is no lower-number LED channel, but it can be grouped by setting LED2.

| Bit | Value | Description |
| :---: | :---: | :---: |
|  | 0 | LED9 not grouped (default) |
|  | 1 | LED9 grouped |
| 6 | 0 | LED8 not grouped (default) |
|  | 1 | LED8 grouped |
| 5 | 0 | LED7 not grouped (default) |
|  | 1 | LED7 grouped |
| 4 | 0 | LED6 not grouped (default) |
|  | 1 | LED6 grouped |
| 3 | 0 | LED5 not grouped (default) |
|  | 1 | LED5 grouped |
| 2 | 0 | LED4 not grouped (default) |
|  | 1 | LED4 grouped |
| 1 | 0 | LED3 not grouped (default) |
|  | 1 | LED3 grouped |
| 0 | 0 | LED2 not grouped (default) |
|  | 1 | LED2 grouped |

## LED Short-Detect Threshold

Address: 0x0A: 0x0E

| RB | RB10 (0x0A) to RB14 (0x0E) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RB10 | - | SDT2_x |  |  | - | SDT1_x |  |  |
| RB11 | - | SDT4_x |  |  | - | SDT3_x |  |  |
| RB12 | - | SDT6_x |  |  | - | SDT5_x |  |  |
| RB13 | - | SDT8_x |  |  | - | SDT7_x |  |  |
| RB14 | - | SDT10_x |  |  | - | SDT9_x |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Value | X | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MSB = Bit 6 and bit 2 |  |  |  |  |  |  |  |  |

## SDTx_x [6:4], [2:0]

LED String Short Detect Threshold
Allows adjustment of the LED string short-detect threshold for each LED channel to prevent false tripping if the voltage drop across all LED strings varies by more than one LED $\mathrm{V}_{\mathrm{f}}$ during normal operation.

| Bit |  |  | Description |
| :---: | :---: | :---: | :---: |
| $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ |  |
| $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |
| 0 | 0 | 0 | Threshold $=12 \mathrm{~V}$ (default) |
| 0 | 0 | 1 | Threshold $=11 \mathrm{~V}$ |
| 0 | 1 | 0 | Threshold $=10 \mathrm{~V}$ |
| 0 | 1 | 1 | Threshold $=9 \mathrm{~V}$ |
| 1 | 0 | 0 | Threshold $=8 \mathrm{~V}$ |
| 1 | 0 | 1 | Threshold $=7 \mathrm{~V}$ |
| 1 | 1 | 0 | Threshold $=6 \mathrm{~V}$ |
| 1 | 1 | 1 | Threshold $=5 \mathrm{~V}$ |

## General Purpose Output Selection

Address: 0x0F

| RB | RB15 (0x0F) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | - | - | - | GP | 01 | - | GP | O2 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Value | X | X | X | 0/1 | 0/1 | X | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MSB = Bit 4, bit 1 |  |  |  |  |  |  |  |  |

## GPO1 [4:3]

General Purpose Output 1 Data
Select data type to be output on the GPO1 pin.

| Bit |  | Description |
| :---: | :---: | :---: |
| 4 | 3 | Data: Boost soft start status (default) <br> High $=$ soft start in progress <br> Low $=$ soft start finished |
| 0 | 0 | Data: Master system clock $/ 4$ <br> Normal operation $=$ approximately 1.65 MHz |
| 1 | 0 | Data: LED PWM frequency <br> Normal operation $=$ low approximately 300 ns <br> each PWM period) |
| 1 | 1 | Data: Thermal Warning <br> High $=$ normal operation <br> Low $=$ Thermal Derating active |

GPO2 [1:0]
General Purpose Output 2 Data
Select data type to be output on the GPO2 pin.

| Bit |  | Description |
| :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{0}$ | Data: IC and LED status (default) <br> High = startup test not passed <br> Low $=$ LED startup test passed |
| 0 | 0 | Data: SW 1x Current Limit <br> High = normal operation <br> Low = current limit exceeded |
| 0 | 1 | Data: Boost status <br> High $=$ Boost switching <br> Low $=$ No switching |
| 1 | 0 | Reserved |
| 1 | 1 |  |

## PWM Dimming On-Time

Address: 0x10:0x23

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RB | RB16 (0x10) |  |  |  |  |  |  |  | RB17 (0x11) |  |  |  |  |  |  |  |
| Name | LED1_TON_M |  |  |  |  |  |  |  | LED1_TON_L |  |  |  |  |  |  |  |
| RB | RB18 (0x12) |  |  |  |  |  |  |  | RB19 (0x13) |  |  |  |  |  |  |  |
| Name | LED2_TON_M |  |  |  |  |  |  |  | LED2_TON_L |  |  |  |  |  |  |  |
| RB | RB20 (0x14) |  |  |  |  |  |  |  | RB21 (0x15) |  |  |  |  |  |  |  |
| Name | LED3_TON_M |  |  |  |  |  |  |  | LED3_TON_L |  |  |  |  |  |  |  |
| RB | RB22 (0x16) |  |  |  |  |  |  |  | RB23 (0x17) |  |  |  |  |  |  |  |
| Name | LED4_TON_M |  |  |  |  |  |  |  | LED4_TON_L |  |  |  |  |  |  |  |
| RB | RB24 (0x18) |  |  |  |  |  |  |  | RB25 (0x19) |  |  |  |  |  |  |  |
| Name | LED5_TON_M |  |  |  |  |  |  |  | LED5_TON_L |  |  |  |  |  |  |  |
| RB | RB26 (0x1A) |  |  |  |  |  |  |  | RB27 (0x1B) |  |  |  |  |  |  |  |
| Name | LED6_TON_M |  |  |  |  |  |  |  | LED6_TON_L |  |  |  |  |  |  |  |
| RB | RB28 (0x1C) |  |  |  |  |  |  |  | RB29 (0x1D) |  |  |  |  |  |  |  |
| Name | LED7_TON_M |  |  |  |  |  |  |  | LED7_TON_L |  |  |  |  |  |  |  |
| RB | RB30 (0x1E) |  |  |  |  |  |  |  | RB31 (0x1F) |  |  |  |  |  |  |  |
| Name | LED8_TON_M |  |  |  |  |  |  |  | LED8_TON_L |  |  |  |  |  |  |  |
| RB | RB33 (0x20) |  |  |  |  |  |  |  | RB33 (0x21) |  |  |  |  |  |  |  |
| Name | LED9_TON_M |  |  |  |  |  |  |  | LED9_TON_L |  |  |  |  |  |  |  |
| RB | RB34 (0x22) |  |  |  |  |  |  |  | RB35 (0x23) |  |  |  |  |  |  |  |
| Name | LED10_TON_M |  |  |  |  |  |  |  | LED10_TON_L |  |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Value | X | X | X | X | X | X | X | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MSB = Bit 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

LEDx_TON_M [15:8]
LED PWM On-Time (MSB Byte)
LEDx_TON_L [7:0]
LED PWM On-Time (LSB Byte)

| Bit | Value | Description |
| :---: | :---: | :---: |
| $15: 0$ | $0 / 1$ | Absolute PWM on-time multiplier |

Set PWM dimming on-time multiplier for each LED channel. 16 bits are required for each channel. Bit resolution is 150 ns .

Let $\mathrm{T}=$ LED PWM Period, and $\mathrm{t}_{\mathrm{ON}}=$ PWM Dimming On-Time, then the PWM dimming percentage $=\mathrm{t}_{\mathrm{ON}} / \mathrm{T}$.

Although the minimum on-time that can be set by the register is 150 ns , in practice it is strongly advised to keep the on-time at $1 \mu \mathrm{~s}$ or above. This implies a maximum dimming ratio of 5000:1 at 200 Hz PWM frequency. Therefore, the minimum $\mathrm{t}_{\mathrm{ON}}$ multiplier is 7 (0000 000000000111 in binary), which gives $150 \mathrm{~ns} \times 7=1.05 \mu \mathrm{~s}$.

The maximum $\mathrm{t}_{\mathrm{ON}}$ multiplier is 65,535 (1111 111111111111 in binary), which gives $150 \mathrm{~ns} \times 65,535=9.83 \mathrm{~ms}$. When all 16 bits are 1 , or when $\mathrm{t}_{\mathrm{ON}}>\mathrm{T}$, the LEDs are on all the time.

The default register value $=0 \times 0000$, which means all LED channels are off, even if they are enabled by RB0 and RB1. Therefore it is necessary to update the LED on-time registers first, in order to turn on LED strings.

The registers must be written as MSB followed by LSB. Update is allowed only after LSB write is complete. All ten registers are buffered initially, until a Write operation is performed on register $0 \times 24$, at which time all 10 channels are updated together.

## PWM On-Time Update

Address: 0x24

| RB | RB36 (0x24) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Name | - | - | - | - | - | - | - | LOAD |  |
| R/W | W | W | W | W | W | W | W | R/W |  |
| Value | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| MSB $=$ Bit 0 |  |  |  |  |  |  |  |  |  |

## LOAD [0]

Enable Load PWM On-Time Update
All PWM on-time registers are buffered and do not take effect until a Write operation is performed on register $0 \times 24$ (the actual data written does not matter). When the write operation is complete, all 10 channel data are updated together. This feature is vital for applications that require synchronized update for all LED brightness, such as for localized dimming.

| Bit | Value | Description |
| :---: | :---: | :---: |
| 0 | 0 | (default) |
|  | 1 | Upload current contents of PWM dimming on- <br> time registers |

## LED Regulation Voltage and Output Hysteresis

Address: 0x25

| RB | RB37 (0x25) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Name | DUMMYLOAD | - | - | - | LEDREG | - | OUTHYS | SLOPE |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Value | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| MSB $=$ Bit 7 |  |  |  |  |  |  |  |  |  |

## DUMMYLOAD [7] <br> Enable Startup Output Load Resistance

Enables a resistive load of approximately $4.3 \mathrm{k} \Omega$ connected to VOUT during startup process. The load is removed after startup is completed.

| Bit | Value | Description |
| :---: | :---: | :---: |
| 7 | 0 | (default) |
|  | 1 | Enable connection of resistive load |

## LEDREG [3]

## Enable Augmented LED Regulation Voltage

The A8517 has a minimum LED Regulation voltage of 0.85 V (typ). Lower regulation voltage is generally preferred, because it means less power loss across the LEDx current sinks. In certain situations (such as during input voltage transients at extremely low PWM duty cycles) it may be advantageous to set the regulation voltage higher in order to maintain current regulation.

| Bit | Value | Description |
| :---: | :---: | :---: |
| 3 | 0 | Normal $\mathrm{V}_{\text {REG }}, 0.85 \mathrm{~V}$ (typ) (default) |
|  | 1 | Augmented $\mathrm{V}_{\text {REG }}, 1.05 \mathrm{~V}$ |

## OUTHYS [1]

Enable Augmented Output Hysteresis
The A 8517 has a minimum output voltage hysteresis of 0.25 V . Lower hysteresis is generally preferred, because excessive ripple voltage may lead to audible noises from output ceramic capacitors. But larger ripple may be required to reduce the frequency of the hysteresis control loop. The correct value should be determined through experimentation.

| Bit | Value | Description |
| :---: | :---: | :---: |
| 1 | 0 | Normal $\mathrm{V}_{\text {OUThys }},$0.25 V (typ) recommended <br> (default) |
|  | 1 | Augmented $\mathrm{V}_{\text {OUThys }}, 0.45 \mathrm{~V}$ |

## SLOPE [0] <br> Enable Reduced Slope Compensation

Slope compensation is necessary in current-mode control circuits in order to avoid instability at >50\% SW duty cycle. The A8517 allows selection between two slope compensation values for best results.

| Bit | Value | Description |
| :---: | :---: | :---: |
| 0 | 0 | $10.8 \mathrm{~A} / \mu \mathrm{s}$ at 2 MHz |
|  | 1 | $2.3 \mathrm{~A} / \mu \mathrm{s}$ at 2 Mz |

LEDx DC Current
Address: 0x26: 0x2F

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RB | RB38 (0x26) |  |  |  |  |  |  |  |
| Name | - | - | LED1_CURRENT |  |  |  |  |  |
| RB | RB39 (0x27) |  |  |  |  |  |  |  |
| Name | - | - | LED2_CURRENT |  |  |  |  |  |
| RB | RB40 (0x28) |  |  |  |  |  |  |  |
| Name | - | - | LED3_CURRENT |  |  |  |  |  |
| RB | RB41 (0x29) |  |  |  |  |  |  |  |
| Name | - | - | LED4_CURRENT |  |  |  |  |  |
| RB | RB42 (0x2A) |  |  |  |  |  |  |  |
| Name | - | - | LED5_CURRENT |  |  |  |  |  |
| RB | RB43 (0x2B) |  |  |  |  |  |  |  |
| Name | - | - | LED6_CURRENT |  |  |  |  |  |
| RB | RB44 (0x2C) |  |  |  |  |  |  |  |
| Name | - | - | LED7_CURRENT |  |  |  |  |  |
| RB | RB45 (0x2D) |  |  |  |  |  |  |  |
| Name | - | - | LED8_CURRENT |  |  |  |  |  |
| RB | RB46 (0x2E) |  |  |  |  |  |  |  |
| Name | - | - | LED9_CURRENT |  |  |  |  |  |
| RB | RB47 (0x2F) |  |  |  |  |  |  |  |
| Name | - | - | LED10_CURRENT |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Value | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| MSB = Bit 5 |  |  |  |  |  |  |  |  |

## LEDx_CURRENT [5:0]

## LED Current Sink Capacity

Sets DC sink current capability multiplier for each LED channel. Bit resolution is 1 mA . Each LED channel has a base current of 1 mA . Default is $0 \times 1 \mathrm{~F}=32 \mathrm{~mA}$.

| Bit | Value | Description |
| :---: | :---: | :---: |
| $5: 0$ | $0 / 1$ | Absolute LED current multiplier |

## Fault Status

Address: 0x30:0x31

| RB | RB48 (0x30) |  |  |  |  |  |  |  | RB49 (0x31) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | - | - | - | - | FS12 | FS11 | FS10 | FS9 | FS8 | FS7 | FS6 | FS5 | FS4 | FS3 | FS2 | FS1 |
| R/W | R/W | R/W | R/W | R/W | R | R | R | R | R | R | R | R | R | R | R | R |
| Value | X | X | X | X | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## FSx [11:0]

## General Fault Status

Reports status of the 12 general faults. In the event of a fault condition (FLAG pin is pulled low), the system controller can read these registers to determine which fault condition has occurred. For certain faults, such as LED pin open/short, other status registers are available to be read to determine which LED circuit caused the fault.
Note: Some fault types are followed by auto-restart. For such faults, if the fault is subsequently resolved, the corresponding bit is cleared in the General Fault Status register. Despite that, to allow the system controller the option of diagnosing the problem, the incident remains recorded in the Latched Status registers ( $0 \times 38$ through $0 \times 43$ ) until a reset occurs.

| Bit | Value | Description |
| :---: | :---: | :---: |
| $11: 0$ | 0 | No fault present (default) |
|  | 1 | Specific fault detected |

## Active LED In-Regulation Status <br> Address: 0x32:0x33

| RB | RB50 (0x32) |  |  |  |  |  |  |  | RB51 (0x33) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | - | - | - | - | - | - | REG10 | REG9 | REG8 | REG7 | REG6 | REG5 | REG4 | REG3 | REG2 | REG1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R | R | R | R | R | R | R | R | R | R |
| Value | X | X | X | X | X | X | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

REGx [9:0]
LED Voltage Fault Status
Sets a bit for each LED channel, when an LED driver is not in regulation and the output exceeds the OVP threshold. Used with FAULT 8.

| Bit | Value | Description |
| :---: | :---: | :---: |
| $9: 0$ | 0 | LED in regulation or not enabled (default) |
|  | 1 | LED out of regulation and $V_{\text {OUT }}$ exceeds OVP |

## LED Pin Shorted to GND Status

Address: 0x34:0x35

| RB | RB52 (0x34) |  |  |  |  |  |  |  | RB53 (0x35) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | - | - | - | - | - | - | LGS10 | LGS9 | LGS8 | LGS7 | LGS6 | LGS5 | LGS4 | LGS3 | LGS2 | LGS1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R | R | R | R | R | R | R | R | R | R |
| Value | X | X | X | X | X | X | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

LGSx [9:0]
LED Short to GND Fault Status
This bit is set if an LED pin voltage is found to remain at GND level during startup (prevents further initialization). Used with FAULT 10.

| Bit | Value | Description |
| :---: | :---: | :---: |
| $9: 0$ | 0 | LED voltage normal (default) |
|  | 1 | LED remaining at GND during startup |

## LED String Short-Detect Status

Address: 0x36:0x37

| RB | RB53 (0x36) |  |  |  |  |  |  |  | RB54 (0x37) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Name | - | - | - | - | - | - | LSD10 | LSD9 | LSD8 | LSD7 | LSD6 | LSD5 | LSD4 | LSD3 | LSD2 | LSD1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R | R | R | R | R | R | R | R | R | R |
| Value | X | X | X | X | X | X | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## LSDx [9:0]

LED String Short Detect Status
This bit is set if an LED pin voltage goes above its preset voltage limit, as set by its corresponding LED pin Short-Detect Threshold register. Used with FAULT 12.

| Bit | Value | Description |
| :---: | :---: | :---: |
| $9: 0$ | 0 | LED voltage normal (default) |
|  | 1 | LED exceeds short-detect threshold |

## Latched Status Registers

Address: 0x38:0x43
(RB56 to RB67)
Retain the status of faults that have been detected, allowing the system controller to poll them by an $\mathrm{I}^{2} \mathrm{C}$ Read to diagnose problems. All bits are cleared after a Read for the register.

## APPENDIX B: FEEDBACK LOOP COMPONENTS CALCULATION FORPEAKCURRENTCONTROLBOOSTCONVERTERUSEDINLEDDRIVERSAPPLICATIONS

This appendix provides an examination of the factors involved in calculating the transfer function of a peak current controlled boost converter, an output to control transfer function, and recommendations for stabilizing the feedback loop closed system. An example of a complete small signal model of a peak-currentmode boost converter is shown in Figure B-2. The A8517 is an example of a boost converter that drives 10 LED strings with 10 LEDs in each string.

## Power Stage Transfer Function

Using a frequency-based model, the transfer function (control to output) of boost power stage peak-current control is given by the following equation:
$T_{P}(f)=A_{P} \times \frac{\left(1+\frac{2 \times \pi \times f \times j}{\omega_{Z}}\right) \times\left(1-\frac{2 \times \pi \times f \times j}{\omega_{R H P}}\right)}{\left(1+\frac{2 \times \pi \times f \times j}{\omega_{P}}\right) \times\left(1+\frac{2 \times \pi \times f \times j}{Q_{D} \times \omega_{S}}+\frac{(2 \times \pi \times f \times j)^{2}}{\omega_{S}^{2}}\right)}(B-1)$
$\mathrm{A}_{\mathrm{P}}$ is the DC gain,
$\omega_{Z}$ is the angular frequency of the output capacitor ESR zero, $\mathrm{f}_{\mathrm{Z}}$,
$\omega_{R H P}$ is the angular frequency of the right-half plane zero, $f_{\text {RHP }}$,
$\omega_{\mathrm{P}}$ is the angular frequency of the output load pole, $\mathrm{f}_{\mathrm{P}}$,
$\mathrm{Q}_{\mathrm{D}}$ is the inductor peak current sampling double pole quality or damping factor, and
$\omega_{\mathrm{S}}$ is the double-pole angular frequency oscillation.
Figure A-1 shows the plot of the power stage logarithmic transfer function as gain, $\mathrm{G}_{\mathrm{P}(f)}$, versus frequency. with $\mathrm{G}_{\mathrm{P}(\mathrm{f})}$ given by:

$$
\begin{equation*}
G_{P}(f)=20 \times \log \left(\left|T_{P}(f)\right|\right) \tag{B-2}
\end{equation*}
$$

The next sections define the components of $\mathrm{T}_{\mathrm{P}}(\mathrm{f})$.

## $\mathrm{A}_{\mathrm{P}}$, DC gain

The DC gain is defined as follows:

$$
\begin{equation*}
A_{P}=\frac{1 \quad D(\text { nom })}{R_{I}} \times \frac{R_{S} \times R_{E Q}}{R_{S}+R_{D}+R_{E Q}} \tag{B-3}
\end{equation*}
$$

where

- D is the PWM duty cycle, calculated as:

$$
\begin{equation*}
D(\text { nom })=\left(V_{\text {OUT }}-V_{\text {IN }}(\text { nom })\right) / V_{\text {OUT }} \tag{B-4}
\end{equation*}
$$

where

$$
\begin{equation*}
V_{\text {OUT }}=N_{L} \times V_{f}+V_{R E G}+V_{D}+V_{H} \tag{B-5}
\end{equation*}
$$

and $\mathrm{N}_{\mathrm{L}}$ is the quantity of LEDs per string,
$\mathrm{V}_{\mathrm{f}}$ is the nominal forward voltage drop for each LED diode,
$\mathrm{V}_{\text {REG }}$ is the current sink regulated voltage for each LED string,
$V_{D}$ is the Schottky diode forward voltage drop and $\mathrm{V}_{\mathrm{H}}$ is the output hysteresis-control voltage.

- $R_{I}$ is the current sense resistor, which is connected in series with the boost power switch,
- $\mathrm{R}_{\mathrm{S}}$ is the LED sink pin sense resistor, which is usually located inside the IC and can be calculated from the following equation:

$$
\begin{equation*}
R_{S}=V_{R E G} / I_{L E D} \tag{B-6}
\end{equation*}
$$



Figure B-1: Plot of Power Stage Transfer Function versus Frequency
where $\mathrm{I}_{\text {LED }}$ is the current through one LED string,

- $\mathrm{R}_{\mathrm{EQ}}$ is the output nominal operating resistance, which is given by the following equation:

$$
\begin{equation*}
R_{E Q}=V_{O U T} / I_{L E D T} \tag{B-7}
\end{equation*}
$$

where $\mathrm{I}_{\text {LEDT }}$ is the total output current through all LED strings:

$$
\begin{equation*}
I_{L E D T}=N_{S} \times I_{L E D} \tag{B-8}
\end{equation*}
$$

and $N_{S}$ is the total quantity of LED strings, and

- $R_{D}$ is the total dynamic resistance of one LED string, which can be measured in the lab, as follows:

1. Get a load board with one string of LEDs.
2. Apply an external DC voltage across all LEDs in one string through a current limit resistor, $\mathrm{R}=10 \Omega$.
3. Change the DC voltage to get $90 \%$ of one string current. Then measure the voltage across all LEDs in one string.
4. Repeat step 3 until reaching $100 \%$ of one string current.
5. Calculate $R_{\mathrm{D}}=\left(V_{2}-V_{1}\right) /\left(I_{2}-I_{2}\right) . \mathrm{V}_{2}$ is the voltage across all LEDs in one string at $\mathrm{I}_{2}=100 \%$ of one string LED current. $\mathrm{V}_{1}$ is the voltage across all LEDs in one string at $\mathrm{I}_{1}=90 \%$ of one string LED current.
$\mathrm{Q}_{\mathrm{D}}$, inductor peak current sampling double pole quality

$$
\begin{equation*}
Q_{D}=\frac{1}{\pi \times[0.5-D(\text { nom })+(1-D(\text { nom })) \times I F S C]} \tag{B-9}
\end{equation*}
$$

where
IFSC is the implemented factor of inductor slope compensation, and is given by:

$$
\begin{equation*}
I F S C=(I S C / C S C) \times F S C \tag{B-10}
\end{equation*}
$$

and
ISC is the IC implemented slope compensation in $\mathrm{A} / \mu \mathrm{s}$. At 2 MHz switching frequency, $\mathrm{ISC}=2.3 \mathrm{~A} / \mu \mathrm{s}$. However, it changes as the switching frequency changes. It is normalized to a 2 MHz swtiching frequency. At a switching frequency different from 2 MHz the implemented slope compensation can be calculated from:

$$
I S C=2.3(A / \mu s) \times\left(f_{S W} / 2(M H z)\right)(\mathrm{B}-11)
$$

CSC is the calculated slope compensation also in $\mathrm{A} / \mu \mathrm{s}$, given by:

$$
\begin{equation*}
C S C=\frac{\Delta I \times F S C \times 10^{-6}}{\left(1 / f_{S W}\right) \times(1-D(\max ))} \tag{B-12}
\end{equation*}
$$

and

$$
\begin{equation*}
\Delta I=\left(V_{I N}(\min ) \times D(\max )\right) / L_{1} \times f_{S W}, \text { and } \tag{B-13}
\end{equation*}
$$

FSC is the Ridley's factor slope compensation, given by:

$$
\begin{equation*}
F S C=1-0.18 / D(\max ) \tag{B-14}
\end{equation*}
$$

$\omega_{\mathrm{Z}}$, angular frequency of the output capacitor ESR zero, $\mathrm{f}_{\mathrm{Z}}$

$$
\begin{equation*}
\omega_{Z}=1 /\left(E S R \times C_{\text {OUT }}\right) \tag{B-15}
\end{equation*}
$$

$\omega_{R H P}$, angular frequency of the right-half plane zero, $\mathrm{f}_{\text {RHP }}$

$$
\begin{equation*}
\omega_{R H P}=R_{E Q} /\left((1-D(\max ))^{2} \times L_{1}\right) \tag{B-16}
\end{equation*}
$$

where

$$
\begin{equation*}
D(\max )=\left(V_{\text {OUT }}-V_{I N}(\min )\right) / V_{\text {OUT }} \tag{B-17}
\end{equation*}
$$

$\omega_{\mathrm{P}}$, angular frequency of the output load pole, $\mathrm{f}_{\mathrm{P}}$

$$
\begin{equation*}
\omega_{P}=\frac{R_{S}+R_{D}+R_{E Q}}{\left(R_{S}+R_{D}+E S R\right) \times R_{E Q} \times C_{O U T}} \tag{B-18}
\end{equation*}
$$

$\omega_{\mathrm{S}}$, angular frequency oscillation of the double pole that occurs at half of the switching frequency, $\mathrm{f}_{\mathrm{SW}}$

$$
\begin{equation*}
\omega_{S}=\pi \times f_{S W} \tag{B-19}
\end{equation*}
$$

## Output to Control Transfer Function

When using peak current mode control for a DC-to-DC converter, a type II PI error amplifier compensation circuit is sufficient to stabilize the converter. For controlling the current sink voltage and as a result controlling the output, the A8517 IC uses a high bandwidth transconductance amplifier, shown as A1 in Figure B-2.

A transconductance amplifier is actually a voltage-controlled current source. It converts any error voltage at its input pins to a current flowing out of its output pin at $\mathrm{V}_{\mathrm{C}}$. The transconductance gain of the error amplifier, $g$, is defined as:

$$
\begin{equation*}
g=I_{A M P} / V_{\text {error }} \tag{B-20}
\end{equation*}
$$

In Figure B-2, $\mathrm{R}_{\mathrm{AMP}}$ represents the output impedance of the transconductance amplifier (A1). $\mathrm{R}_{\text {AMP }}$ usually has a high value and it is neglected in the calculation of the error amplifier transfer function.
$\mathrm{R}_{\mathrm{Z}}, \mathrm{C}_{\mathrm{Z}}$, and $\mathrm{C}_{\mathrm{P}}$ represent the external Type II compensation network. From an AC point of view, the non-inverting pin of A1 is connected to a DC reference voltage, $\mathrm{V}_{\mathrm{REG}}$, which is a virtual

AC ground. Therefore, the transfer function of the compensation circuit is derived as follows:


Figure B-3: Plot of error amplifier stage transfer function versus frequency


Figure B-2: Small signal model of a peak-current-mode boost converter; the ten strings of the A8517 are represented by one string in this example

$$
\begin{align*}
T_{E A}(f) & =\frac{V_{C}(f)}{V_{\text {OUT }}(f)}  \tag{B-21}\\
& =\frac{-1 \times I_{A M P} \times Z_{C}(f)}{V_{\text {ERROR }} \times\left(\frac{R_{S}+R_{D}}{R_{S}}\right)} \tag{B-22}
\end{align*}
$$

applying equation A-20:

$$
\begin{equation*}
T_{E A}(f)=-1 \times\left(\frac{R_{S} \times g}{R_{S}+R_{D}}\right) \times Z_{C}(f) \tag{B-23}
\end{equation*}
$$

where

$$
\begin{equation*}
Z_{C}(f)=\frac{\left(R_{Z}+\frac{1}{2 \times \pi \times f \times j \times C_{Z}}\right) \times\left(\frac{1}{2 \times \pi \times f \times j \times C_{P}}\right)}{\left(R_{Z}+\frac{1}{2 \times \pi \times f \times j \times C_{Z}}\right)+\left(\frac{1}{2 \times \pi \times f \times j \times C_{P}}\right)} \tag{B-24}
\end{equation*}
$$

Figure A-3 shows the logarithmic transfer function for the output to control compensation circuit, with gain, $\mathrm{G}_{\mathrm{EA}}(\mathrm{f})$. given by:

$$
\begin{equation*}
G_{E A}(f)=20 \times \log \left(\left|T_{E A}(f)\right|\right) \tag{B-25}
\end{equation*}
$$

The transfer function has a single pair of pole and zero in addition to the pole at the origin. The pole at the origin is defined by $C_{P}$ and $R_{A M P}$. The zero is defined by $R_{Z}$ and $C_{Z}$. The zero frequency location is selected to compensate or cancel the power train load pole. It is defined by:

$$
\begin{equation*}
f_{Z E A}=1 /\left(2 \times \pi \times R_{Z} \times C_{Z}\right) \tag{B-26}
\end{equation*}
$$

The error amplifier pole frequency is selected to compensate for or cancel the power train ESR zero. This is the case if the frequency of the ESR zero is small or below the switching frequency. Otherwise, it is selected to be at half switching frequency. This pole frequency determines the end of mid-band gain of the error amplifier transfer function, so it ensures that the closed loop system cross-over frequency is below half switching frequency, which is important for stability issues. The pole frequency is defined by:

$$
\begin{equation*}
f_{P E A}=\frac{1}{2 \times \pi \times R_{Z} \times\left(\frac{C_{Z} \times C_{P}}{C_{Z}+C_{P}}\right)} \tag{B-27}
\end{equation*}
$$

## Stabilizing the Closed Loop System

In this section, calculations are provided for selecting optimal $\mathrm{R}_{\mathrm{Z}}, \mathrm{C}_{\mathrm{Z}}$, and $\mathrm{C}_{\mathrm{P}}$. The closed loop system will be stable if the total system transfer function rolls off while crossing over at a phase margin of approximately $90^{\circ}$ or -20 dB per decade. It is recommended that the phase margin does not fall below $45^{\circ}$. For higher stability, the cross over frequency should be much less than the right half plane zero and smaller than half of the switching frequency.

To achieve that, first fix the mid-band gain of the error amplifier transfer function. Make it equal in value to the power train gain at the cross over frequency, but negative so the total closed loop gain will be 0 dB . Then position the compensation pole and zero. Here are step-by-step procedures on how to calculate the compensation network components:

1. Calculate $\mathrm{R}_{\mathrm{Z}}$ such that the negative mid-band gain of the error amplifier will be equal to the power train gain at the required system bandwidth or cross over frequency.
A. Calculate the cross over frequency to be much less than the RHP zero and lower than the half-switching frequen-
cy. A 20 to 30 kHz cross over frequency is appropriate for LED applications, calculated as follows:

$$
\begin{equation*}
f_{C}=0.015 \times f_{S W} \tag{B-28}
\end{equation*}
$$

B. Calculate, or preferably measure, the power train gain at $\mathrm{f}_{\mathrm{C}}$, which is $\mathrm{G}_{\mathrm{P}}\left(\mathrm{f}_{\mathrm{C}}\right)$, then multiply it by -1 .
C. To compensate for the difference from the error amplifier gain at $\mathrm{f}_{\text {ZEA }}$ and the actual mid-band gain, subtract an
additional 3 dB :

$$
\begin{equation*}
-G_{P}\left(f_{C}\right)-3 d B \tag{B-29}
\end{equation*}
$$

D. Convert the calculated gain to a linear gain:

$$
10^{\left(\frac{G_{r}\left(f_{c}\right)-3}{20}\right)}
$$



Figure B-4: Plot of the Whole System Closed Loop Transfer Function Gain versus Frequency, with a Cross Over Frequency, $\mathrm{f}_{\mathrm{C}}$, of 30 kHz
E. Calculate $\mathrm{R}_{\mathrm{Z}}$ :

$$
\begin{equation*}
R_{Z}=\frac{10^{\left(\frac{-G_{P}\left(f_{C}\right)-3}{20}\right)}}{g \times\left(\frac{R_{\mathrm{S}}}{R_{S}+R_{D}}\right)} \tag{B-31}
\end{equation*}
$$

2. Select a value for $\mathrm{C}_{\mathrm{Z}}$.
A. Calculate the frequency for the error-amplifier compensation zero, $\mathrm{f}_{\text {ZEA }}$. This zero should cancel the dominant low frequency pole of power train. Therefore, $\mathrm{f}_{\text {ZEA }}$ should be close to $f_{p}$. Usually it is selected to be $1 / 5$ to $1 / 10$ of $f_{C}$ :

$$
\begin{equation*}
f_{Z E A}=f_{C} / 10 \tag{B-32}
\end{equation*}
$$

B. Cz can be calculated by applying equation $\mathrm{A}-26$ :

$$
\begin{equation*}
C_{Z}=1 /\left(2 \times \pi \times R_{Z} \times f_{Z E A}\right) \tag{B-33}
\end{equation*}
$$

3. Select a value for $C_{P}$.
A. Select a frequency for the error-amplifier compensation
pole, $\mathrm{f}_{\text {PEA }}$. This pole determines the error-amplifier end of the mid-band region. It is selected to cancel the power train ESR zero. However, if ceramic capacitors are used at the output, the ESR zero will be at very high frequency. In this case, the $\mathrm{f}_{\text {PEA }}$ is selected to be at half of the switching frequency to ensure that $f_{C}$ is at lower than half the switching frequency and as a result a higher phase margin can be achieved. $\mathrm{f}_{\mathrm{PEA}}$ is given by:

$$
\begin{equation*}
f_{P E A}=0.5 \times f_{S W} \tag{B-34}
\end{equation*}
$$

B. $C_{P}$ can be calculated by applying equation A-27:

$$
\begin{equation*}
C_{P}=\frac{C_{Z}}{2 \times \pi \times R_{Z} \times C_{Z} \times f_{P E A}-1} \tag{B-35}
\end{equation*}
$$



Figure B-5: Simplified Block Diagram for the Closed-Loop Whole System to show how to measure the gain of the power stage or closed-loop system gain and phase margin

The closed-loop system transfer function is given by:

$$
\begin{equation*}
T_{S}(f)=T_{P}(f) \times T_{E A}(f) \tag{B-36}
\end{equation*}
$$

The closed-loop system logarithmic transfer function gain is given by:

$$
\begin{equation*}
G_{S}(f)=20 \times \log \left(\left|T_{S}(f)\right|\right) \tag{B-37}
\end{equation*}
$$

Figure A-4 shows the closed loop logarithmic transfer function as gain versus frequency. As shown in Figure A-4, if the above methods are implemented the transfer function rolls off while crossing over with around a -20 dB per decade, which results in around a $90^{\circ}$ phase margin.
Finally, it is recommended to measure the gain and phase margin of the whole system closed loop. If necessary, the compensation components values could be tweaked to obtain the required cross over frequency and phase margin.

## Measuring the Feedback Loop Gain and Phase Margin

It is always necessary to measure the feedback loop gain and phase margin of a power converter to make sure the converter runs stably and responds quickly to line or load transients. In addition, to calculate the feedback-loop component values, it is necessary first to calculate or preferably to measure only the power-stage transfer function at the required cross over frequency. Below, one method for measuring the power-stage and the closed-loop whole system transfer functions is presented.

## POWER STAGE TRANSFER FUNCTION MEASUREMENT

The power stage or control to output transfer function can be measured using any gain/phase analyzer. Figure A-5 shows a block diagram for the whole closed-loop system. To measure the powerstage transfer function, implement the following steps:

1. First, temporarily, use a large value capacitor for $\mathrm{C}_{\mathrm{Z}}$, say $4.7 \mu \mathrm{~F}$, and a small value resistor for $\mathrm{R}_{\mathrm{Z}}$, say $100 \Omega$, to roll-
off the control loop at very low frequency.
2. On the PCB cut the trace between VOUT and the LED strings.
3. Connect a $10 \Omega$ resistor from VOUT to the LED strings.
4. Connect the sweeping signal, $\mathrm{V}_{\mathrm{S}}$, leads from the spectrum analyzer line (red) to VOUT and the neutral (black) to the LED string, across the $10 \Omega$ resistor.
5. Hook the voltage probe V2 (red) to VOUT (B1) and the ground lead to PCB GND.
6. Hook the voltage probe V 1 (blue) to $\mathrm{V}_{\mathrm{C}}$, so the gain would be $\mathrm{G}_{\mathrm{P}}(\mathrm{f})=\mathrm{B} 1 / \mathrm{A} 2$.
7. Run the sweep.
8. When the sweep is completed, to read the power stage gain $\mathrm{G}_{\mathrm{P}}\left(\mathrm{f}_{\mathrm{C}}\right)$ at the selected frequency, $\mathrm{f}_{\mathrm{C}}$, place the analyzer screen cursor at that frequency.

## WHOLE CLOSED-LOOP SYSTEM TRANSFER FUNCTION GAIN AND PHASE MARGIN MEASUREMENT

The closed-loop whole system transfer function gain and phase margin can be measured using the following steps:

1. Change $\mathrm{R}_{\mathrm{Z}}, \mathrm{C}_{\mathrm{Z}}$, and $\mathrm{C}_{\mathrm{P}}$ to be the same as the calculated values.
2. Follow same steps 2 through 5 , shown above.
3. Hook the voltage probe V1 (blue) to A1, so the gain would be $\mathrm{G}_{\mathrm{S}}(\mathrm{f})=\mathrm{B} 1 / \mathrm{A} 1$.
4. Run the sweep.
5. When the sweep is completed, to read the phase margin at the cross over frequency, $\mathrm{f}_{\mathrm{C}}$, place the analyzer screen cursor at $\mathrm{f}_{\mathrm{C}}$.
6. To read the gain margin, place the analyzer screen cursor where the phase margin is zero.
The whole system closed loop is considered stable if the phase margin is larger than $45^{\circ}$. It is also recommended to have the gain margin as large as possible. A gain margin around -7 dB is sufficient.

## Revision History

| Number | Date | Description |
| :---: | :---: | :--- |
| 1 | October 13, 2013 | Updated Application Information. |
| 2 | May 16, 2014 | Revised EC table, Functional Description and Design Example. |
| 3 | September 30, 2014 | Revised Frequency Selection and Synchronization section. |
| 4 | October 24, 2014 | Revised Figure 2. |
| 5 | September 29, 2015 | Updated LED Regulation Voltage and Output Hysteresis (p. 54), and LED Voltage Fault Status (p. 56). |
| 6 | June 3, 2016 | Updated Application C diagram (p. 32). |
| 7 | November 15, 2016 | Updated Figures 4a and 4b (p. 19-20). |
| 8 | January 19, 2017 | Updated Switch Leakage Current maximum value for first condition row (p. 7). |
| 9 | February 10, 2017 | Corrected figure numbers in Functional Description (p. 17). |
| 10 | July 7, 2017 | Updated Table 4 footnote (p. 44). |
| 11 | October 24, 2017 | Updated Soft-Start Timing section (p. 24); added Order of Reading and Writing Registers and Dealing <br> with Incomplete Transmission sections (p. A-4); corrected typo in Register Map (p. A-6). Reorganized <br> Programming Information into Appendix. |
| 12 | July 2, 2018 | Updated ADDR Pull-Up Current values (p. 8). |
| 13 | July 12, 2019 | Minor editorial updates |
| 14 | April 15, 2022 | Updated Minimum Switch On-Time maximum value, Maximum LEDx Current Average minimum value <br> and Pin Leakage Current maximum value (page 7) |
| 15 | April 17, 2023 | Updated package drawing (page 38) |

$\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}$ is a trademark of Philips Semiconductors.
Copyright 2023, Allegro MicroSystems.
Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.
Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.
The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.
Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:
www.allegromicro.com


[^0]:    ${ }^{[2]}$ Additional thermal information available on the Allegro website.

[^1]:    *Only the offending LED driver is turned off. All other enabled LED drivers continue to work as normal.

[^2]:    * $\mathrm{R} / \mathrm{W}=$ Read and Write, $\mathrm{W}=$ Write only, $\mathrm{R}=$ Read only, $\mathrm{R} / \mathrm{COW}=$ Read and Clear-On-Write (by writing a ' 1 ' to the bit field).

