

Fully Integrated PMIC for Safety-Related Systems with Buck-Boost Preregulator, 6× Linear Regulators, and SPI

FEATURES AND BENEFITS

- ASIL Compliant: ASIL D safety element out-of-context developed per ISO 26262
- Automotive AEC-Q100 Grade 0 qualified
- VIN input range: 3.2 to 36 V operating, 40 V maximum
- 2.2 MHz synchronous buck-boost preregulator (VREG: 5.35 V) with internal compensation
- Six internal linear regulators with fold-back short-circuit protection
 - VUC: 3.3 V or 5 V (selectable by part number) regulator for microcontroller
 - VLDOA: 5 V (selectable by part number) general-purpose low-dropout (LDO) regulator, normally used to supply one or two CAN transceivers
 - VLDOB: 5 V always-on or 3.3 V / 5 V SPI-controlled (selectable by a pin) LDO regulator
 - VLDOC: 5 V, 1% accuracy LDO regulator for microcontroller unit (MCU) A/D input
 - VLDOP1 and VLDOP2: Two programmed (5 V or 3.3 V) and enabled via serial-port-interface (SPI) LDO regulators with short-to-battery protection for remote sensors
- Low-power battery-disconnect switch (VSW)
- Standby timer with wake-up feature

Continued on next page...

APPLICATIONS

Provides system power for microcontroller/DSP, CAN, sensors, etc. in automotive-control modules, such as:

- Power steering
- Onboard charger (OBC)/DC-to-DC/inverter
- High-voltage inverter



DESCRIPTION

The A81412 is a power management IC that integrates a buck boost pre-regulator, six LDOs, and many safety features. The pre-regulator uses a buck-boost topology to efficiently convert automotive battery voltages into a tightly regulated intermediate voltage complete with control, diagnostics, and protections.

The output of the pre-regulator supplies a 600 mA linear regulator which can deliver 5 V or 3.3 V (VUC), a 5 V (or 3.3 V factory option) 200 mA linear regulator (VLDOA), a 5 V 100 mA linear regulator (VLDOC), and two 5 V or 3.3 V or tracking 160 mA linear regulators (VLDOP1 and VLDOP2) that are protected when shorted to battery. Designed to supply power for microprocessors, sensors, and CAN transceivers, the A81412 is ideal for under-the-hood applications.


A sixth LDO (VLDOB) can be configured to be always-on at 5 V with a sleep/active current capability of 50 mA, or a 3.3 V / 5 V LDO programed and enabled via SPI.

Two automotive-battery-rated enable inputs are available on the A81412. An additional logic-level enable is also available for control via an MCU.

Diagnostic outputs from the A81412 include a power-on reset (RESETn), a fault flag (FFn) to alert the microprocessor that a

Continued on next page...

PACKAGE



48-pin QFN (suffix EV) 7 mm × 7 mm
with exposed pad and wettable flank
Not to scale




Figure 1: A81412 Simplified Block Diagram

FEATURES AND BENEFITS (continued)

- Pulse-width watchdog (PWWD), window watchdog (WWD), and question-and-answer watchdog (QAWD)
- Control and diagnostic reporting through secure SPI
- Two high-voltage enable inputs (ENBAT and ENCAN)
- PWM frequency dithering and LX1/LX2 controlled slew rate help reduce electromagnetic interference (EMI) and improve electromagnetic compatibility (EMC)
- Undervoltage and overvoltage protection for all outputs
- Thermal warning and shutdown protection

DESCRIPTION (continued)

fault has occurred, and a gate driver enable (POE). The microprocessor can read fault registers through SPI.

Dual bandgaps, one for regulation and one for fault checking, improve safety coverage and fault detection of the A81412.

The A81412 contains three types of watchdog timers: pulse-width watchdog (PWWD), window watchdog (WWD), and Q&A watchdog (QAWD). The watchdog timers can be put into various operating states via secure SPI commands.

A voltage monitor function (VCORMON) is available to verify the voltage of an external DC-DC regulator.

A standby timer is also available when the device is off and the battery line is applied. It is configurable and readable by SPI after the first power-up in normal mode and it allows also to wake up when the timer expires.

The A81412 is supplied in a low profile 48-pin QFN package with exposed power pad and wettable flanks.

SELECTION GUIDE

Part Number	V _{VUC} (V)	V _{VLDOA} (V)	Package	Packing [1]	Lead Frame
A81412KEVGTR	3.3	5	48-pin QFN with thermal pad	1000 pieces per reel	100% matte tin
A81412KEVGTR-1	3.3	3.3			
A81412KEVGTR-2	5	5			
A81412KEVGTR-3	5	3.3			



[1] For additional packing options, contact Allegro.

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating [2]	Unit
V _{IN} , V _{INP}	V _{VIN} , V _{VINP}		−0.3 to 40	V
V _{LDOSEL}	V _{VLDOSEL}		−0.3 to 40	V
V _{SW}	V _{VSW}		−0.3 to V _{VIN} + 0.3	V
V _{REG} , V _{UCIN}	V _{VREG} , V _{VUCIN}		−0.3 to 20	V
EN _{BAT} , EN _{CAN}	V _{ENBAT} , V _{ENCAN}		−0.3 to 40	V
	I _{ENBAT} , I _{ENCAN}		±75	mA
VC _{ORMON_EN}	V _{VCORMON_EN}		−0.3 to 20	V
VC _{ORMON}	V _{VCORMON}		−0.3 to 6	V
LX1	V _{LX1}		−0.3 to V _{VIN} + 0.3	V
		t < 250 ns	−1.5	V
LX2	V _{LX2}		−0.3 to V _{VREG} + 0.3	V
		t < 250 ns	−1.5	V
CP1	V _{CP1}		−0.3 to V _{VIN} + 0.3	V
CP2	V _{CP2}		V _{VREG} − 0.3 to V _{VCP} + 0.3	V
V _{CP}	V _{VCP}		V _{VIN} − 0.3 to V _{VIN} + 7	V
BOOT1	V _{BOOT1}		V _{LX1} − 0.3 to V _{LX1} + 7	V
BOOT2	V _{BOOT2}		V _{LX2} − 0.3 to V _{LX2} + 7	V
V _{LDO1} , V _{LDO2}	V _{VLDO1} , V _{VLDO2}		−1 to 40	V
		t < 1 μs	−2	V
PGND1, PGND2	V _{PGND1} , V _{PGND2}		−0.3 to 0.3	V
All other pins			−0.3 to 7	V
Junction Temperature Range	T _J		−40 to 175	°C
Storage Temperature Range	T _{stg}		−40 to 150	°C

[2] Stresses beyond those listed in this table may cause permanent damage to the device. The absolute maximum ratings are stress ratings only. Functional operation of the device at these conditions or any conditions beyond those indicated in the Electrical Characteristics table is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS: May require derating at maximum conditions; see application information

Characteristic	Symbol	Test Conditions [3]	Value	Unit
Junction-to-Ambient Thermal Resistance	R _{θJA}	QFN, 48-pin package, 4-layer PCB based on JEDEC standard	27	°C/W

[3] Additional thermal information is available on the Allegro website.

A81412 Fully Integrated PMIC for Safety-Related Systems with Buck-Boost Preregulator, 6× Linear Regulators, and SPI

ESD CHARACTERISTICS

Characteristic	Symbol	Test Conditions	Min	Typ.	Max.	Unit
ESD HBM Robustness	$V_{\text{ESD(HBM)}}$	ESD susceptibility to GND on all pins	−2	−	2	kV
ESD CDM Robustness	$V_{\text{ESD(CDM)}}$	ESD susceptibility to GND on all pins	−500	−	500	V
	$V_{\text{ESD(CDM,CORNER)}}$	ESD susceptibility to GND on corner pins	−750	−	750	V

PACKAGE OUTLINE DRAWING

For Reference Only – Not for Tooling Use

(Reference DWG-0000378, Rev. 7)

Dimensions in millimeters

NOT TO SCALE

Exact case and lead configuration at supplier discretion within limits shown




Figure 25: Package EV, 48-Pin QFN with exposed pad and wettable flank

Revision History

Number	Date	Description
–	March 2, 2026	Initial release
1	March 24, 2026	Initial release to Allegro website
2	May 13, 2026	Updated package outline drawing (page 87)
3	July 27, 2026	Added watchdog specifications (page 19), ESD structures (page 86), and minor editorial updates

Copyright 2026, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com