


SPI Programmable Linear Hall IC

FEATURES AND BENEFITS

- Single supply with wide range: 1.6 to 3.6 V
- Low current consumption:
 - 2.3 mA active current (25°C, Z-axis)
 - 30 μ A standby current (25°C)
- Fast response time: <60 μ s from standby to sample
- Configurable standby timer for micropower operation
- Configurable sensing options:
 - Z-axis or X-axis sensing orientation
 - Configurable sensitivity (4 levels), polarity, quiescent output, and trigger threshold
 - Bipolar, omnipolar, and unipolar sensing options
- -40°C to 85°C operational ambient temperature
- SPI bus interface
 - Clock rate up to 10 MHz
- Rapid-serial-data-output (RSDO) protocol option
 - For high-speed data using daisy-chained devices
- On-chip EEPROM for customer-configurable settings
- Low-profile and tiny size 8-pin DFN (2 mm $\times$ 2 mm)

PACKAGE

8-pin DFN (suffix EE)



DESCRIPTION

The A31021 linear Hall-effect sensor IC is a flexible magnetic sensor capable of measuring the raw field strength in either the Z-axis (perpendicular to the package) or X-axis (parallel to the package). The A31021 is highly customer-configurable with onboard EEPROM to store settings. The sensitivity, polarity, quiescent output, magnetic-field trigger threshold, and other settings are available for configuration.

The A31021 can be configured to operate in bipolar, unipolar, and omnipolar sensing modes, with different sensitivity and quiescent output options. The A31021 integrates a 12-bit analog-to-digital converter (ADC) to digitize the magnetic field measurement and to convert it to a digital output word.

Continued on next page...

APPLICATIONS

- Human-machine interface (HMI)
- Magnetic proximity sensors in factory applications
- Linear actuators
- Power tool triggers and button sensors
- Appliance buttons and closure detection
- E-meter anti-tampering detection
- Flow meter fluid measurement and valve closure detection
- Electronic smart locks
- Home security closure detection
- Game controller triggers and joysticks
- Virtual reality devices
- Keyboards




Figure 1: Functional Block Diagram

A31021

SPI Programmable Linear Hall IC

DESCRIPTION (continued)

The A31021 integrates a serial peripheral interface (SPI) capable of operating with clock frequencies up to 10 MHz. Additionally, the A31021 can be configured to operate in a daisy-chain configuration using a proprietary rapid-serial-data-output (RSDO) protocol, allowing for multiple devices to share a single controller input without the need for multiplexing.

Power management of the A31021 is highly configurable, allowing for system-level optimization of the supply current and performance.

Standby mode consumes just 30 μ A typically (at 25°C), making the A31021 well suited for portable, battery-operated applications. Automatic micropower operation is supported to automatically duty-cycle between 30 μ A of standby current and 2.3 mA of active current (at 25°C).

The A31021 is supplied in a 2 mm $\times$ 2 mm $\times$ 0.55 mm, 8-contact dual-flat no-leads (DFN) package (suffix EE). This small-footprint package lead (Pb) free with 100% matte tin leadframe plating.

SELECTION GUIDE

Part Number	Sensing Axis	Package	Packing [1]
A31021EEEASR-Z	Z-Axis	EE (8-pin DFN)	13-inch Tape and Reel
A31021EEEASR-X	X-Axis		



[1] Contact Allegro for additional packing options.




Figure 2: Sensing Axis Definition

Table of Contents

Features and Benefits.....	1	Magnetic Characteristics	6
Description	1	SPI Interface Characteristics	9
Package	1	RSDO Interface Characteristics	10
Applications.....	1	Characterization Plots.....	11
Functional Block Diagram	1	Functional Description and Configuration Options	14
Selection Guide	2	SPI Interface	19
Specifications	3	Memory Access	21
Absolute Maximum Ratings.....	3	Rapid-Serial-Data-Output (RSDO) Protocol.....	23
Thermal Characteristics	3	Direct Memory Access	25
Pinout Diagram and Terminal List Table	3	Indirect Memory Access	29
Typical Application Circuit.....	4	Package Outline Drawing	34
Electrical Characteristics	5	Revision History	35

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Unit
Forward Supply Voltage	V_{DD}		3.7	V
Reverse Supply Voltage	V_{RDD}		-0.3	V
Forward I/O Voltage	–	Applies to SDA, SCL, STATUS, and SLEEP pins	$V_{DD} + 0.3$	V
Reverse I/O Voltage	–	Applies to SDA, SCL, STATUS, and SLEEP pins	-0.3	V
Operating Ambient Temperature Range	T_A	Range E	-40 to 85	°C
Junction Temperature	T_J		165	°C
Storage Temperature	T_{stg}		-65 to 150	°C
Applied Magnetic Field	B	Any axis	Unlimited	G
EEPROM Write Count ^[1]	–	Number of times EEPROM can be written	100	writes

^[1] EEPROM writes are not supported above 85°C.

THERMAL CHARACTERISTICS

Characteristics	Symbol	Test Conditions ^[1]	Value	Unit
Package Thermal Resistance	$R_{\theta JA}$	4-layer PCB based on JEDEC standard	49	°C/W
		2-layer PCB with 0.23 in. ² exposed copper on each side	92	°C/W

^[1] Additional thermal information available on the Allegro website.

PINOUT DIAGRAM AND TERMINAL LIST TABLE




Figure 3: Pinout Diagram
(Top of Package)

Terminal List Table

Number	Name	Function
1	VDD	Supply voltage
2	GND	Ground reference
3	NC	No connect
4	NC	No connect
5	MISO	SPI peripheral output (controller input)
6	MOSI	SPI peripheral input (controller output)
7	SCLK	SPI clock
8	$\overline{CS}$	SPI chip select (active low)
–	PAD	Exposed pad for thermal dissipation, tie to GND

TYPICAL APPLICATION CIRCUIT




Figure 4: Typical Application Circuit

ELECTRICAL CHARACTERISTICS: Valid through full operating voltage and temperature ranges unless otherwise specified ^[1]

Characteristics	Symbol	Test Conditions		Min.	Typ. ^[2]	Max.	Unit
Supply Voltage	V _{DD}			1.6	3.3	3.6	V
	V _{DD(PROG)}	For non-volatile memory programming		2.8	3.3	3.6	V
Supply Current ^[3]	I _{DD(STANDBY)}	Standby State		–	30	40	μA
	I _{DD(ACTIVE)}	Active State	-X option (X-axis)	–	3.2	3.9	mA
		Active State	-Z option (Z-axis)	–	2.3	2.7	mA
Pull-Up Voltage	V _{PU}	On $\overline{\text{CS}}$ pin		–	V _{DD}	V _{DD} + 0.3	V
Pull-Up Resistance ^[4]	R _{PU}	On $\overline{\text{CS}}$ pin		1.6	–	10	kΩ
Leakage Current	I _{CS}	On $\overline{\text{CS}}$ pin; T _A = 25°C		–	–	1	μA
Load Capacitance	C _{LOAD}	On MISO pin	f _{SCLK} ≤ 10 MHz	–	–	20	pF
			f _{SCLK} ≤ 1 MHz	–	–	50	pF
Response Time ^{[5][6]}	t _{RESPONSE}	T _A = 25°C; OSR_FILTER_UPDATE = 1b0	BW_FLT_SEL = 3b000	–	2.1	–	ms
			IIR_EN = 1b0	–	60	–	μs

^[1] Production tested at T_A = 25°C. Operating characteristics determined by design and characterization over full operating voltage and ambient temperature ranges unless otherwise specified.

^[2] Typical values are for T_A = 25°C and V_{DD} = 3.3 V unless otherwise specified.

^[3] V_{DD} = 3.3 V.

^[4] When operating at maximum clock frequency, users must apply no greater than the minimum pull-up resistance specified. Users must evaluate if the system can support 10 MHz operation when using parallel devices loading the shared SPI bus.

^[5] Specification not measured at final test; determined by design and characterization.

^[6] Time from transitioning to active state to Hall conversion (sample) ready. Response Time dependent on BW_FLT_SEL and OSR_FILTER_UPDATE settings. See Table 2 on page 15 for a detailed list of response times.

MAGNETIC CHARACTERISTICS: Valid through full operating voltage and temperature ranges unless otherwise specified [1]

Characteristics	Symbol	Test Conditions		Min.	Typ. [2]	Max.	Unit
GENERAL MAGNETIC CHARACTERISTICS [3]							
Sensitivity Temperature Coefficient [4][5]	SENS _{TC}	D_MAG_TC = 2b00 (Flat)		–	0	–	%/°C
		D_MAG_TC = 2b01 (Ferrite)		–	0.2	–	%/°C
		D_MAG_TC = 2b10 (Neodymium)		–	0.12	–	%/°C
		D_MAG_TC = 2b11 (Samarium-Cobalt)		–	0.04	–	%/°C
Sensitivity Lifetime Drift [4]	–			–	1	–	%
Linearity Error [4][6]	ERR _{LIN}	Percentage of full-scale output (FSO)		–1.5	–	1.5	%FSO
Output Offset Error	ERR _{QO}	Percentage of full-scale output (FSO); T _A = 25°C; B = 0 G; V _{DD} = 3.3 V		–1.5	–	1.5	%FSO
Output Offset Temperature Drift [4][7]	ΔERR _{QO}	Relative to T _A = 25°C; B = 0 G; V _{DD} = 3.3 V	D_SENS_COARSE ≥ 2b01 (HF, MF, LF)	–12	–	12	G
			D_SENS_COARSE = 2b00 (VHF)	–20	–	20	G
Output Offset Lifetime Drift [4]	–			–	–0.02	–	%
Input-Referred RMS Noise [4][7]	N _{RMS(G)}	-X option (X-Axis) D_SENS_COARSE = 2b00 (VHF)	BW_FLT_SEL = 3b000	–	0.16	–	G _{RMS}
			BW_FLT_SEL = 3b111	–	1.51	–	G _{RMS}
		-Z option (Z-Axis) D_SENS_COARSE = 2b00 (VHF)	BW_FLT_SEL = 3b000	–	0.2	–	G _{RMS}
			BW_FLT_SEL = 3b111	–	1.41	–	G _{RMS}
Effective Resolution [4][8]	ENOB	-X option (X-Axis) D_SENS_COARSE = 2b00 (VHF)	BW_FLT_SEL = 3b000	–	14.1	–	bits
			BW_FLT_SEL = 3b111	–	11	–	bits
		-Z option (Z-Axis) D_SENS_COARSE = 2b00 (VHF)	BW_FLT_SEL = 3b000	–	13.9	–	bits
			BW_FLT_SEL = 3b111	–	11	–	bits
Dynamic Range [4][9]	DR	-X option (X-Axis) D_SENS_COARSE = 2b00 (VHF)	BW_FLT_SEL = 3b000	–	81	–	dB
			BW_FLT_SEL = 3b111	–	62	–	dB
		-Z option (Z-Axis) D_SENS_COARSE = 2b00 (VHF)	BW_FLT_SEL = 3b000	–	80	–	dB
			BW_FLT_SEL = 3b111	–	63	–	dB

[1] Production tested at T_A = 25°C. Operating characteristics determined by design and characterization over full operating voltage and ambient temperature ranges unless otherwise specified.

[2] Typical values are for T_A = 25°C and V_{DD} = 3.3 V unless otherwise specified.

[3] IIR_EN = 1 and OSR_FLT_UPDATE = 0 unless otherwise specified.

[4] Specification not measured at final test; determined by design and characterization.

[5] Relative to sensitivity measured at T_A = 25°C.

[6] Valid when applied magnetic field is within the magnetic field input limits for the selected sensing mode. Linearity error is a percentage of the full-scale output range.

[7] 1 gauss (G) = 0.1 millitesla (mT).

[8] Calculated from the standard deviation of the noise (σ, in LSB) by: ENOB = ((20 × log(2¹⁵ / σ) – 1.76) / 6.02).

[9] Calculated from the input-referred RMS noise (N_{RMS(G)}) and the maximum input signal (B_{MAX}) by: DR = 20 × log(B_{MAX} / N_{RMS(G)}).

Continued on next page...

MAGNETIC CHARACTERISTICS (continued): Valid through full operating voltage and temperature ranges unless otherwise specified ^[1]

Characteristics	Symbol	Test Conditions		Min.	Typ. [2]	Max.	Unit
BIPOLAR MAGNETIC CHARACTERISTICS (OUT_MODE = 2b00) [3]							
Magnetic Field Input [4][5]	B	OFFSET_COARSE = 2b00 (25%)	D_SENS_COARSE = 2b00 (VHF)	−500	−	1500	G
			D_SENS_COARSE = 2b01 (HF)	−250	−	750	G
			D_SENS_COARSE = 2b10 (MF)	−125	−	375	G
			D_SENS_COARSE = 2b11 (LF)	−62.5	−	188	G
		OFFSET_COARSE = 2b01 or 2b10 (50%)	D_SENS_COARSE = 2b00 (VHF)	−2000	−	2000	G
			D_SENS_COARSE = 2b01 (HF)	−1000	−	1000	G
			D_SENS_COARSE = 2b10 (MF)	−500	−	500	G
			D_SENS_COARSE = 2b11 (LF)	−250	−	250	G
		OFFSET_COARSE = 2b11 (75%)	D_SENS_COARSE = 2b00 (VHF)	−1500	−	500	G
			D_SENS_COARSE = 2b01 (HF)	−750	−	250	G
			D_SENS_COARSE = 2b10 (MF)	−375	−	125	G
			D_SENS_COARSE = 2b11 (LF)	−188	−	62.5	G
Sensitivity [4][6]	SENS	OFFSET_COARSE = 2b01 or 2b10 (50%)	D_SENS_COARSE = 2b00 (VHF)	−	7.86	−	LSB/G
			D_SENS_COARSE = 2b01 (HF)	−	15.4	−	LSB/G
			D_SENS_COARSE = 2b10 (MF)	−	30.5	−	LSB/G
			D_SENS_COARSE = 2b11 (LF)	−	60.3	−	LSB/G
		OFFSET_COARSE = 2b00 or 2b11 (25% or 75%)	D_SENS_COARSE = 2b00 (VHF)	−	15.7	−	LSB/G
			D_SENS_COARSE = 2b01 (HF)	−	30.8	−	LSB/G
			D_SENS_COARSE = 2b10	−	61	−	LSB/G
			D_SENS_COARSE = 2b11	−	120	−	LSB/G
Quiescent Output [6]	QO	B = 0 G; OFFSET_COARSE = 2b00	POL = 0		8191		LSB
			POL = 1		24575		LSB
		B = 0 G; OFFSET_COARSE = 2b01 or 2b10	POL = 0		16383		LSB
			POL = 1		16383		LSB
		B = 0 G; OFFSET_COARSE = 2b11	POL = 0		24575		LSB
			POL = 1		8191		LSB

^[1] Production tested at T_A = 25°C. Operating characteristics determined by design and characterization over full operating voltage and ambient temperature ranges unless otherwise specified.

^[2] Typical values are for T_A = 25°C and V_{DD} = 3.3 V unless otherwise specified.

^[3] IIR_EN = 1 unless otherwise specified.

^[4] 1 gauss (G) = 0.1 millitesla (mT).

^[5] Typical operating range. Actual range is slightly beyond the minimum and maximum values to ensure that the output range is inclusive of the typical operating magnetic range. Specification calculated from sensitivity, quiescent output, and output range (not measured at final test; determined by design and characterization).

^[6] Specification not measured at final test; determined by design and characterization.

Continued on next page...

MAGNETIC CHARACTERISTICS (continued): Valid through full operating voltage and temperature ranges unless otherwise specified ^[1]

Characteristics	Symbol	Test Conditions		Min.	Typ. [2]	Max.	Unit
UNIPOLAR SOUTH MAGNETIC CHARACTERISTICS (OUT_MODE = 2b01) [3]							
Magnetic Field Input [4][5]	B	D_SENS_COARSE = 2b00 (VHF)		0	–	2000	G
		D_SENS_COARSE = 2b01 (HF)		0	–	1000	G
		D_SENS_COARSE = 2b10 (MF)		0	–	500	G
		D_SENS_COARSE = 2b11 (LF)		0	–	250	G
Sensitivity [4][6]	SENS	D_SENS_COARSE = 2b00 (VHF)		–	15.4	–	LSB/G
		D_SENS_COARSE = 2b01 (HF)		–	30.5	–	LSB/G
		D_SENS_COARSE = 2b10 (MF)		–	60.3	–	LSB/G
		D_SENS_COARSE = 2b11 (LF)		–	121.2	–	LSB/G
Quiescent Output [6]	QO	B = 0 G	POL = 0	–	0	–	LSB
			POL = 1	–	32767	–	LSB
UNIPOLAR NORTH MAGNETIC CHARACTERISTICS (OUT_MODE = 2b10) [3]							
Magnetic Field Input [4][5]	B	D_SENS_COARSE = 2b00 (VHF)		–2000	–	0	G
		D_SENS_COARSE = 2b01 (HF)		–1000	–	0	G
		D_SENS_COARSE = 2b10 (MF)		–500	–	0	G
		D_SENS_COARSE = 2b11 (LF)		–250	–	0	G
Sensitivity [4][6]	SENS	D_SENS_COARSE = 2b00 (VHF)		–	15.4	–	LSB/G
		D_SENS_COARSE = 2b01 (HF)		–	30.5	–	LSB/G
		D_SENS_COARSE = 2b10 (MF)		–	60.3	–	LSB/G
		D_SENS_COARSE = 2b11 (LF)		–	121.2	–	LSB/G
Quiescent Output [6]	QO	B = 0 G	POL = 0	–	0	–	LSB
			POL = 1	–	32767	–	LSB
OMNIPOLAR MAGNETIC CHARACTERISTICS (OUT_MODE = 2b11) [3]							
Magnetic Field Input [4][5]	B	D_SENS_COARSE = 2b00 (VHF)		–2000	–	2000	G
		D_SENS_COARSE = 2b01 (HF)		–1000	–	1000	G
		D_SENS_COARSE = 2b10 (MF)		–500	–	500	G
		D_SENS_COARSE = 2b11 (LF)		–250	–	250	G
Sensitivity [4][6]	SENS	D_SENS_COARSE = 2b00 (VHF)		–	15.4	–	LSB/G
		D_SENS_COARSE = 2b01 (HF)		–	30.5	–	LSB/G
		D_SENS_COARSE = 2b10 (MF)		–	60.3	–	LSB/G
		D_SENS_COARSE = 2b11 (LF)		–	121.2	–	LSB/G
Quiescent Output [6]	QO	B = 0 G	POL = 0	–	0	–	LSB
			POL = 1	–	32767	–	LSB

^[1] Production tested at T_A = 25°C. Operating characteristics determined by design and characterization over full operating voltage and ambient temperature ranges unless otherwise specified.

^[2] Typical values are for T_A = 25°C and V_{DD} = 3.3 V unless otherwise specified.

^[3] IIR_EN = 1 unless otherwise specified.

^[4] 1 gauss (G) = 0.1 millitesla (mT).

^[5] Typical operating range. Actual range is slightly beyond the minimum and maximum values to ensure that the output range is inclusive of the typical operating magnetic range. Specification calculated from sensitivity, quiescent output, and output range (not measured at final test; determined by design and characterization).

^[6] Specifications measured at final test for D_SENS_COARSE = 2b01 and OFFSET_COARSE = 2b01. Other configurations not measured at final test; determined by design and characterization.

SPI INTERFACE CHARACTERISTICS: Valid through full operating voltage and temperature ranges unless otherwise specified [1]

Characteristics	Symbol	Test Conditions	Min.	Typ. [2]	Max.	Unit
SPI TIMING CHARACTERISTICS (OUT_CFG = 0)						
Clock Frequency [3]	f_{CLK}		0.1	–	10	MHz
Clock Duty Cycle	Df_{SCLK}		40	–	60	%
$\overline{CS}$ Falling Edge to First SCLK Falling Edge	t_{CS}		50	–	–	ns
$\overline{CS}$ Idle Time	t_{CS_IDLE}		400	–	–	ns
Data Out Valid Time	t_{DAV}		–	–	50	ns
MOSI Setup Time	t_{SU}		25	–	–	ns
MOSI Hold Time	t_{HD}		40	–	–	ns
MISO Off Time	t_{OFF}		–	45	–	ns
SCLK Rising Edge to $\overline{CS}$ Rising Edge	t_{CSHD}		5	–	–	ns
SPI ELECTRICAL CHARACTERISTICS (OUT_CFG = 0)						
MOSI, SCLK, $\overline{CS}$ Input High Voltage	V_{IH}		$0.85 \times V_{DD}$	–	V_{DD}	V
MOSI, SCLK, $\overline{CS}$ Input Low Voltage	V_{IL}		0	–	$0.15 \times V_{DD}$	V
MISO Output High Voltage	V_{OH}	$C_{LOAD} = 20 \text{ pF}; R_{LOAD} = 100 \text{ k}\Omega$	$0.9 \times V_{DD}$	–	V_{DD}	V
MISO Output Low Voltage	V_{OL}	$C_{LOAD} = 20 \text{ pF}; R_{LOAD} = 100 \text{ k}\Omega$	0	–	0.4	V

[1] Specification not measured at final test; determined by design and characterization.

[2] Typical values are for $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.3 \text{ V}$ unless otherwise specified.

[3] The minimum pull-up resistance $R_{PU(MIN)}$ is recommended for high-speed operation. Users must evaluate the load conditions for bussed use at high frequency.




Figure 5: SPI Interface Timing Diagram

RSDO INTERFACE CHARACTERISTICS: Valid through full operating voltage and temperature ranges unless otherwise specified [1]

Characteristics	Symbol	Test Conditions	Min.	Typ. [2]	Max.	Unit
RSDO TIMING CHARACTERISTICS (OUT_CFG = 1)						
Clock Frequency [3]	f_{CLK}		0.1	–	10	MHz
Clock Duty Cycle	Df_{SCLK}		40	–	60	%
CS Falling Edge to First SCLK Falling Edge	t_{CS}		50	–	–	ns
Data Out Valid Time	t_{DAV}	$C_{LOAD} = 20 \text{ pF}$	–	–	50	ns
MOSI Setup Time	t_{SU}		25	–	–	ns
MOSI Hold Time	t_{HD}		40	–	–	ns
SCLK Rising Edge to CS Rising Edge	t_{CSHD}		5	–	–	ns
RSDO CS Idle Time	t_{CS_IDLE}		8	–	–	μs
External CS Hold Time	$t_{CSHD(EXT)}$		25	–	–	μs
RSDO ELECTRICAL CHARACTERISTICS (OUT_CFG = 1)						
MOSI, SCLK, CS Input High Voltage	V_{IH}		$0.85 \times V_{DD}$	–	V_{DD}	V
MOSI, SCLK, CS Input Low Voltage	V_{IL}		0	–	$0.15 \times V_{DD}$	V
MISO Output High Voltage	V_{OH}	$C_{LOAD} = 20 \text{ pF}; R_{LOAD} = 100 \text{ k}\Omega$	$0.9 \times V_{DD}$	–	V_{DD}	V
MISO Output Low Voltage	V_{OL}	$C_{LOAD} = 20 \text{ pF}; R_{LOAD} = 100 \text{ k}\Omega$	0	–	$0.15 \times V_{DD}$	V
CS Output High Voltage	$V_{OH(CS)}$	$R_{PU} = 1.6 \text{ k}\Omega; V_{PU} = V_{DD}$	$0.9 \times V_{DD}$	–	V_{DD}	V
CS Output Low Voltage	$V_{OL(CS)}$	$R_{PU} = 1.6 \text{ k}\Omega; V_{PU} = V_{DD}$	0	–	0.4	V

[1] Specification not measured at final test; determined by design and characterization.

[2] Typical values are for $T_A = 25^\circ\text{C}$ and $V_{DD} = 3.3 \text{ V}$ unless otherwise specified.

[3] The minimum pull-up resistance $R_{PU(MIN)}$ is recommended for high-speed operation. Users must evaluate the load conditions for bussed use at high frequency.

CHARACTERIZATION PLOTS




Figure 6: Bipolar Output with 50% Offset
(OFFSET_COARSE = 2b01 or 2b10)




Figure 7: Bipolar Output with 25% Offset
(OFFSET_COARSE = 2b00)




Figure 8: Bipolar Output with 75% Offset
(OFFSET_COARSE = 2b11)




Figure 9: Unipolar South Output




Figure 10: Unipolar North Output




Figure 11: Omnipolar Output




Figure 12: Active Current (-Z Option)




Figure 13: Active Current (-X Option)




Figure 14: Standby Current




Figure 15: Output Noise Standard Deviation (-X Option)




Figure 16: Output Noise Standard Deviation (-Z Option)




Figure 17: Effective Number of Bits (ENOB) (-X Option)




Figure 18: Effective Number of Bits (ENOB) (-Z Option)

FUNCTIONAL DESCRIPTION AND CONFIGURATION OPTIONS

Magnetic Sensor Output

The A31021 provides a 15-bit digital output value proportional to the magnetic field applied nominally to the Hall elements. This output is read from the HALL_SENSOR_CONV field with a SPI read. The signal path is factory-trimmed for sensitivity and offset accuracy at ambient room temperature as well as with a target temperature compensation. The ambient room temperature sensitivity (D_SENS_COARSE) and offset temperature compensation (D_MAG_TC) parameters are accessible by the user for additional adjustment in application. This allows the A31021 to be configured to the application's magnetic field range with high accuracy and matching as the magnetic system changes over temperature.

Power States

Power management of the A31021 is user-selectable and highly configurable, allowing for system-level optimization of current consumption and performance. The A31021 supports two power states: active state and standby state.

ACTIVE STATE

In active state, the A31021 continuously updates the channel and angle outputs at an interval defined by the bandwidth selection. This is the required mode for the A31021 to sample the magnetic input. See the Operating Modes (Conversion Modes) section for details on how to configure the A31021 to enter each mode.

STANDBY STATE

Standby state is a low-power (μA) state used to conserve power when not actively sampling the magnetic field. The A31021 does not sample the magnetic input in standby state but does preserve all memory, including the last magnetic input sampled. In standby state, SPI communication is limited to the following functionality:

- Reading the MAGNETIC_OUTPUT register (0x12)
- Read/write OP_MODE_CONFIG register (0x14)
- Read/write START_SAMPLE field in the CMDS register (0x16)

Operating Modes (Conversion Modes)

The A31021 operates in one of three modes configurable by the user: continuous mode, one-shot mode, and low-power duty cycle mode (LPDCM) which automatically toggles between active state and standby state. These operating modes are selectable by the end user by configuring the CONV_MODE_DIR (direct) or CONV_MODE (indirect) fields in memory. See Table 1 for more information.

CONTINUOUS MODE

In continuous mode, the A31021 stays in the active state, where the magnetic field is continuously sampled and the output is continuously updated.

ONE-SHOT MODE

In one-shot mode, the A31021 automatically transitions into standby state after taking a single sample of the magnetic field and remains in standby state until commanded by the user to enter active state again to take another single sample. The command to take a single measurement is a SPI write of 1b1 to the START_SAMPLE field in the CMDS direct memory register (0x16 bit 12)

LOW-POWER DUTY CYCLE MODE (LPDCM)

In low-power duty cycle mode (LPDCM), the A31021 toggles between active state and standby state, reducing the overall current consumption. The average I_{DD} for the A31021 during LPDCM varies based on the device configurations. The diagram in Figure 19 shows the profile of I_{DD} as the A31021 toggles between active state and standby state during LPDCM.

LPDCM Sample Period

The LPDCM sample period of the A31021 is determined by adding the active time (t_{ACTIVE}) and standby time ($t_{STANDBY}$).

The active time is determined by the bandwidth configuration of the device, which is configured by the BW_FLT_SEL field found in the EEPROM_4 indirect register (0x04 bits 25:23). The active time based on the configurations is shown in Table 2.

The standby time is determined by the value set by the LPDCM_SLEEP_TIMER_DIR field found in the OP_MODE_CONF direct register (0x14 bits 5:3) or the LPDCM_SLEEP_TIMER field found in the EEPROM_4 indirect register (0x04 bits 5:3). The standby time based on the configurations is shown in Table 3.

Table 1: Operating Mode Control

Operating Mode (Conversion Mode)	CONV_MODE Field Value
Continuous Mode	2b00 or 2b10
One-Shot Mode [1]	2b01
Low-Power Duty Cycle Mode (LPDCM) [1]	2b11

[1] The A31021 always powers-on in active state, e.g., in one-shot mode or low-power duty cycle mode, a sample conversion is made before automatically transitioning to standby state for the first time.




Figure 19: I_{DD} in Low-Power Duty Cycle Mode

Table 2: LPDCM Active Time (t_{ACTIVE}) Configurations

Bandwidth Filter Select Value (BW_FLT_SEL)		Typical t_{ACTIVE}	
		OSR_FILTER_UPDATE = 1b0	OSR_FILTER_UPDATE = 1b1
3b000	95 Hz	2.1 ms	3.8 ms
3b001	190 Hz	1 ms	1.9 ms
3b010	376 Hz	570 μ s	1 ms
3b011	754 Hz	310 μ s	530 μ s
3b100	1526 Hz	180 μ s	300 μ s
3b101	3132 Hz	110 μ s	180 μ s
3b110	6620 Hz	85 μ s	120 μ s
3b111	15210 Hz	65 μ s	90 μ s
IIR_EN = 0 (Filter Disabled)		60 μ s	75 μ s

Table 3: LPDCM Standby Time ($t_{STANDBY}$) Configurations

LPDCM Timer Value (LPDCM_SLEEP_TIMER)	Typical $t_{STANDBY}$
3b000	0.125 ms
3b001	0.250 ms
3b010	0.500 ms
3b011	1.000 ms
3b100	10.00 ms
3b101	100.0 ms
3b110	500.0 ms
3b111	1000 ms

Output Configurations

The A31021 provides several configurable options for sensing various types of magnetic fields, allowing the user to customize the A31021 to meet the needs of their application.

SENSING AXIS

The A31021 is offered in two selectable options depending on the sensing axis (X-axis sensing or Z-axis sensing). Each come factory-trimmed for offset and sensitivity to correct for any non-ideality in the vertical (X-axis) or planar (Z-axis) Halls.

OUTPUT MODE

The A31021 can be user-configured to meet the application needs of the magnetic field applied.

Bipolar Mode

In bipolar mode, the A31021 responds to the applied north and south magnetic fields. With no magnetic field applied (0 G), the output of the A31021 is at 50% of the output range (approximately code 16383 of the 32768 output code range). The output of the A31021 increases/decreases proportionally to the applied magnetic south/north field depending on the configuration of the polarity. The amount of increase/decrease (LSB/G) is dependent on the configuration of the sensitivity; see Figure 20.

Additionally, the A31021 can shift the 0 G offset from 50% to either 25% or 75% of the output range (approximately code 8191 or 24575 respectively). This can be accomplished by configuring the OFFSET_COARSE field in indirect memory (register 0x03 for non-volatile and 0x23 for volatile). This can be useful in applications that require sensing of north and south magnetic fields, but in unequal proportion. Note that when applying the 25% or 75% offset shift in bipolar mode, the sensitivity is doubled compared to the 50% offset configuration; see Figure 21.

Unipolar Mode (Unipolar North and Unipolar South)

In unipolar mode, the A31021 responds to only a north or south magnetic field (configurable by the user). With no magnetic field applied, the output of the A31021 is at 0% of the output range while increasing with applied magnetic field, or at 100% of the output range while decreasing with applied magnetic field (depending on the user configurations for the polarity). The amount of increase/decrease (LSB/G) is dependent on the configuration of the sensitivity; see Figure 22.




Figure 20: Bipolar Mode with 50% Offset




Figure 21: Bipolar Mode with 25% and 75% Offset




Figure 22: Unipolar North (Left) and Unipolar South (Right)

Omnipolar Mode

In omnipolar mode, the A31021 responds to either a north or south magnetic field in the same way (i.e., the output responds to the absolute value of the magnetic field). With no magnetic field applied, the output of the A31021 is at 0% of the output range while increasing with applied magnetic field, or at 100% of the output range while decreasing with applied magnetic field (depending on the user configurations for the polarity). The amount of increase/decrease (LSB/G) is dependent on the configuration of the sensitivity; see Figure 23.




Figure 23: Omnipolar Mode

POLARITY

As noted in the Output Mode section, the polarity can be inverted in any of the output modes, such that the sensitivity (slope of the output with respect to the magnetic field input) is inverted. This can be used to set the desired output against the application's magnetic field input and/or orientation (north vs. south). The polarity can be configured by writing to the POL field in indirect memory (register 0x03 for non-volatile and 0x23 for volatile). See the figures in the Output Mode section for how the polarity configuration impacts the HALL_SENSOR_CONV output.

SENSITIVITY

The A31021 offers four options for configuring the sensitivity (see Magnetic Characteristics table). This can be configured by the user to meet that application range of the magnetic field. Users can configure the sensitivity by writing the D_SENS_COARSE field in indirect memory (0x03 for non-volatile, 0x23 for volatile); see Table 4.

Table 4: D_SENS_COARSE Configurations

Output Mode	Sensitivity Value (D_SENS_COARSE)	Typical Sensitivity at 25°C (LSB/G)
Bipolar with 50% Offset	2b00 (VHF)	7.86
	2b01 (HF)	15.4
	2b10 (MF)	30.5
	2b11 (LF)	60.3
Bipolar with 25% or 75% Offset	2b00 (VHF)	15.7
	2b01 (HF)	30.8
	2b10 (MF)	61
	2b11 (LF)	120
Unipolar or Omnipolar	2b00 (VHF)	15.4
	2b01 (HF)	30.5
	2b10 (MF)	60.3
	2b11 (LF)	121.2

Note that when using VHF, set OFFSET_FINE_X2 field in indirect memory (0x04 for non-volatile, 0x24 for volatile) to 1b1.

SENSITIVITY TEMPERATURE COEFFICIENT (TC)

The A31021 offers a variety of options to compensate for common magnetic field strength variation over temperature. The sensitivity TC gains the sensitivity over temperature to compensate for the magnetic field variation, allowing for a consistent output of the A31021 over temperature. Users can configure the sensitivity TC by writing the D_MAG_TC field in indirect memory (0x03 for non-volatile, 0x23 for volatile).

Table 5: D_MAG_TC Configurations

Sensitivity TC Value (D_MAG_TC)	Typical Sensitivity TC
2b00 (Flat)	0%/°C
2b01 (Ferrite)	0.2%/°C
2b10 (Neodymium)	0.12%/°C
2b11 (Samarium-Cobalt)	0.04%/°C

Bandwidth

The A31021 can configure an internal bandwidth filter to meet the application needs of noise and input frequency. The lower the bandwidth frequency, the lower the noise of the A31021 output (at the cost of response time/maximum input frequency). Users can enable or disable the bandwidth filter by writing the IIR_EN field in indirect memory (0x03 for non-volatile, 0x23 for volatile), and configure the bandwidth filter frequency by writing the BW_FLT_SEL field in indirect memory (0x04 for non-volatile, 0x24 for volatile). See Table 6 and Characterization Plots section.

Table 6: IIR_EN and BW_FLT_SEL Configurations

Filter Enable (IIR_EN)	Bandwidth Select (BW_FLT_SEL)	Typical Bandwidth
1b1 (Enabled)	3b000	95 Hz
	3b001	190 Hz
	3b010	376 Hz
	3b011	754 Hz
	3b100	1526 Hz
	3b101	3132 Hz
	3b110	6620 Hz
	3b111	15210 Hz
1b0 (Disabled)	Any	26085 Hz

Over-Sampling Ratio (OSR) Filter

The A31021 contains an option to double the samples collected for each measurement and average them on each conversion. Enabling the OSR filter improves the noise performance at the cost of doubling the conversion time. Users can enable/disable the OSR filter by writing a 1/0 (respectively) to the OSR_FLT_UPDATE_DIR field in direct memory or OSR_FLT_UPDATE in indirect memory (0x04 for non-volatile, 0x24 for volatile).

Internal Threshold

The A31021 provides a readable field in memory (STATUS_FLAG field in direct memory (0x1A)) corresponding to the comparison of the output (HALL_SENSOR_CONV) to a user-programmable threshold. The STATUS_FLAG is latched, and cleared on read when the threshold condition is no longer met.

Users can enable/disable the threshold check by writing a 1/0 (respectively) to the INT_EN_DIR field in direct memory (0x14) or INT_EN field in indirect memory (0x04 for non-volatile, 0x24 for volatile). Users can then set the threshold by writing to the INT_THRESHOLD_DIR field in direct memory or INT_THRESHOLD field in indirect memory (0x04 for non-volatile, 0x24 for volatile). The value programmed into INT_THRESHOLD_DIR and INT_THRESHOLD corresponds to the 6 MSBs of the 15-bit output range.

When enabled and POL = 0, the STATUS_FLAG returns 1 when the output is higher than the configured threshold, and 0 when the output is lower than the configured threshold. When enabled and POL = 1, the STATUS_FLAG returns 0 when the output is higher than the configured threshold, and 1 when the output is lower than the configured threshold. See Table 7 and Table 8.

Table 7: STATUS Pin Configurations

Threshold Enable (INT_EN)	Polarity (POL)	Output Comparison	STATUS_FLAG
1b1 (Enabled)	1b0	Output > Threshold	1
		Output ≤ Threshold	0
	1b1	Output > Threshold	0
		Output ≤ Threshold	1
1b0 (Disabled)	Any	Any	0

Table 8: INT_THRESHOLD Configurations

Threshold Setting (INT_THRESHOLD)	Threshold [LSBs]
6b000000	0
6b000001	512
6b000010	1024
...	...
6b111110	31744
6b111111	32256

[1] Below supply voltages (V_{DD}) of 1.9 V, the internal low-voltage rail scales proportionally with the supply voltage from 1.8 V (with a supply voltage of 1.9 V) down to 1.55 V (with a supply voltage of 1.65 V).

SPI INTERFACE

SPI Overview

The A31021 provides a full-duplex 4-pin SPI interface for each die. The sensor responds to commands received on the corresponding controller-out peripheral-in (MOSI), serial clock (SCLK), and chip-select ($\overline{CS}$) pins, and outputs data on the controller-in peripheral-out (MISO) pin. The A31021 supports SPI mode 3 (CPOL = 1, and CPHA = 1).

SPI Interface Timing

The SPI interface operates in pure peripheral mode, with the controller governing the SCLK, MOSI, and $\overline{CS}$ lines. Clock frequencies up to 10 MHz are supported. Timings of the write and read cycles are shown in Figure 5.

SPI Message Frame Size

An SPI frame is 16 bits in length. A write request consists of:

- 1 synchronization (sync) bit asserted low
- 1 read/write bit (R/W) asserted high
- 6 address bits (corresponding the direct memory register)
- 8 data bits

A read request consists of:

- 1 synchronization (sync) bit asserted low
- 1 read/write bit (R/W) asserted low
- 6 address bits (corresponding the direct memory register)
- 8 data bits (immaterial as data is not being written)

For both reads and writes, MISO returns 16 bits of data if the previous frame was a read request, else MISO transmit all zeroes. See Figure 24.

The A31021 contains 16-bit direct memory access registers that are byte-addressable to match the SPI frame size. To access the 32-bit EEPROM, an extended access scheme is implemented (indirect memory). This scheme consists of two 16-bit registers that contain the memory contents for a write, two 16-bit registers that contain the memory contents for a read, and registers that contain the memory locations for the write, read, and execution control to begin and monitor the write/read.

SPI Write Cycle Overview

To write to the full 16-bit direct memory register, two consecutive write commands are required (one for the MSB byte, and one for the LSB byte). The MSB byte is sent to the even register address as noted in the memory map, and the LSB byte is sent to the next integer address (memory map address + 1).

The write cycle to access registers on the A31021 is outlined in the sequence:

1. Controller initiates the first SPI transaction with a write request for the MSB data (e.g., write MSB data to register 0x06)
 - Note that if the previous transaction was a read request, the data from that read request is provided during this transaction on the MISO line (else MISO transmits all zeroes).
2. Controller initiates the second SPI transaction with a write request for the LSB data (e.g., write LSB data to register 0x07, which is the LSBs of register 0x06 in the memory map)

The SPI write sequence is further illustrated in the timing diagrams in Figure 25.




Figure 24: SPI Frame




Figure 25: SPI Write Timing Diagram

SPI Read Cycle Overview

Read cycles have two stages: a read command, selecting a serial register address, followed by another SPI command; it is during this second SPI command that data from the selected register is transmitted from the part to the controller.

In the first stage, as with the write command, the read command MOSI bits are clocked-in on the rising edge of the controller-generated SCLK signal, and data are latched on the rising edge of the $\overline{CS}$ signal. During the first read stage, the simultaneous MISO signal output is composed of the contents of the SPI read data if the previous transaction was a read request, else MISO transmits all zeroes.

In the second stage, the read command continues on the next falling edge of the controller-generated ($\overline{CS}$) signal. The MISO bits are the contents of the register selected during the first stage, read 16 bits at a time. The MISO bits transmit on the falling edges of the SCLK signal, such that the controller can sample them on the SCLK rising edges.

Because SPI read commands transmit 16 data bits at one time, and the direct memory registers are built from two bytes, the entire 16-bit contents of one serial register can be transmitted with one SPI frame.

The read cycle to access registers on the A31021 is outlined in the sequence:

1. Controller initiates the first SPI transaction with a read request (e.g., read from register 0x12, data sent is immaterial)
 - Note that if the previous transaction was a read request, the data from that read request is provided during this transaction on the MISO line (else MISO transmits all zeroes).
2. Controller initiates the second SPI transaction with read or a write request, during this transaction, the MISO transmit the data requested from the register address from step 1.
 - MOSI for this transaction can be a new request (read or write), if no additional request is needed, MOSI can be all zeroes (interpreted as a read command to register 0x00, which returns all zeroes).

The SPI read sequence is further illustrated in the timing diagrams in Figure 26.




Figure 26: SPI Read Timing Diagram

MEMORY ACCESS

Direct and Indirect Memory Structure

The A31021 uses a direct and indirect memory structure.

Direct memory registers are volatile and contain some of the configuration options, the magnetic output of the A31021, and the registers required to interface with the indirect memory registers. The direct memory registers are 16 bits and can be read or written without the customer access code.

Indirect memory registers contain EEPROM (non-volatile) and a shadow of the configuration registers found in EEPROM. Indirect registers are 32 bits. EEPROM is user-programmable and permanently stores operation parameter values or customer information. The operation parameters are downloaded to the shadow (volatile) memory at power-on.

Shadow fields are initially loaded from corresponding fields in EEPROM, but can be overwritten, either by performing an indirect write to the shadow address or by programming the corresponding EEPROM fields and power cycling the A31021. Use of shadow memory is substantially faster than accessing EEPROM. In situations where many parameters must be tested quickly, shadow memory is recommended for trying parameter values before permanently programming them into EEPROM. The shadow memory registers have the same format as the EEPROM and are accessed at indirect addresses 0x20 higher than the equivalent EEPROM address. Unused bits in the EEPROM do not exist in the related shadow register and return 0 when read. Shadow registers do not contain the ECC bits. The mapping of bits from register address in EEPROM to their corresponding register address in shadow is shown in the Indirect Memory Access section.

Accessing Memory

The A31021 memory is accessible via the serial interface through SPI. Registers are given one of three access levels: general access, customer, and factory:

- General access registers are available to be read and written without providing the access code.
- Customer access registers are available to be read and written after providing the access code (see below).
- Factory registers are available to be read only after providing the access code (see below).

Access to customer and factory registers are controlled by a 32-bit access code, which is written to the ACCESS_KEY field in the ACCESS register (address 0x1C) using two consecutive SPI writes. The access code is 0x43555354, and is written to the ACCESS_KEY field as follows:

1. Write 0x43 (or 8b01000011) to address 0x1C.
2. Write 0x55 (or 8b01010101) to address 0x1C.
3. Write 0x53 (or 8b01010011) to address 0x1C.
4. Write 0x54 (or 8b01010100) to address 0x1C.

When the access code is received, factory registers are addressable, but are read-only.

Note that unlike other writes to the direct memory, all writes for the ACCESS_KEY are to address 0x1C (do not increment the address by 1 for the LSBs).

READING INDIRECT MEMORY (EEPROM AND SHADOW)

After providing the access code, reading an indirect memory register is a three-step process:

1. Write the desired indirect memory address to the INDIRECT_RD_ADDR field (0x0A).
2. Write a 1 to the EXR field (0x0C). The indirect register is read and loaded to INDIRECT_RD_DATA_MSB register (0x0E) and the INDIRECT_RD_DATA_LSB register (0x10).
3. Read the INDIRECT_RD_DATA_MSB register (0x0E) and INDIRECT_RD_DATA_LSB register (0x10). Multiple read transactions are required to obtain all 32 bits from the two 16-bit registers.

The RDN field in the INDIRECT_RD_STATUS register (0x0C) can be polled to determine if the load of the read data is complete before reading the data out. Do not attempt to read the INDIRECT_RD_DATA_MSB or INDIRECT_RD_DATA_LSB registers if the data is still being loaded to those registers, as it could provide an unreliable read of the data.

Example read of the EEPROM_4 (0x04) indirect register:

1. Write 0x04 to the INDIRECT_RD_ADDR register.
2. Write 0x8000 to the INDIRECT_RD_STATUS register (setting EXR to 1).
3. Read the INDIRECT_RD_STATUS register until bit 0 (RDN) is set to 1 (or wait for a sufficient time for the load of the data to complete).
4. Read the INDIRECT_RD_DATA_MSB register (upper 16 bits of the read data).
5. Read the INDIRECT_RD_DATA_LSB register (lower 16 bits of the read data).

WRITING INDIRECT MEMORY (EEPROM AND SHADOW)

After providing the access code, writing an indirect memory register is a three-step process:

1. Write the desired indirect memory address to the INDIRECT_WR_ADDR field (0x02).
2. Write the desired data to INDIRECT_WR_DATA_MSB and INDIRECT_WR_DATA_LSB registers. Multiple write transactions are required to load all 32 bits of data.
3. Write a 1 to the EXW field (0x08) to initiate the write to the indirect memory register.

The indirect memory address provided to the INDIRECT_WR_ADDR field are then written with the 32 bits of data provided to the INDIRECT_WR_DATA_MSB and INDIRECT_WR_DATA_LSB registers. The WDN bit in the INDIRECT_WR_STATUS register (0x08) can be polled to determine when the write completes.

Note that writes are performed by register (not field). If a subset of fields from a register is needed to be written (while preserving the programming of other fields), users must read the register first, and re-write the values to the fields that the user does not intend to change.

Shared Factory and Customer Trim Registers

The memory contents in indirect memory address 0x03 (EEPROM_3) and 0x04 (EEPROM_4) as well as their shadow counterparts in address 0x23 (SHADOW_3) and 0x24 (SHADOW_4) contain registers used to factory trim the A31021 for the highest sensing accuracy. If configuring fields in these registers, users must ensure a read of those fields are recorded first, with those values re-written on the write to the register).

NOTE: It is up to the user to ensure accuracy of the device after end-of-line programming.

Memory Access in Low-Power Modes

When in standby mode, read/write access is limited to critical registers to help conserve power. Only a subset of the direct memory registers are available that are necessary to use the A31021 in normal operation. Writes are only possible to the OP_MODE_CONFIG register (0x14), which contain device configuration parameters, as well as the START_SAMPLE field in the CMD5 register (0x16, bit 12). Reading of the MAGNETIC_OUT register (0x12) is also allowed in these low-power modes. See the MEMORY MAP section for more information on the contents of these registers.

RAPID-SERIAL-DATA-OUTPUT (RSDO) PROTOCOL

RSDO Overview

This datasheet provides an introductory overview of the RSDO protocol. For additional details on how to configure and use the A31021 protocol, visit the A31021 product page on the Allegro website.

Rapid-serial-data-output (RSDO) is a user-configurable, proprietary protocol developed to allow for high-speed data throughput of multiple device outputs. This is particularly advantageous in applications limited by the refresh rate of multiple sensor IC using traditional SPI reads (e.g., keyboards).

RSDO is designed to operate with devices configured in a daisy-chain orientation, such that the MISO of one device, feeds into the MOSI of the next device in the chain. Data for all devices can be clocked into the controller using a single chain of clock pulses, where each device acts as a shift register, passing the next bit of data through to the next device on each clock cycle.

When using the RSDO protocol, the $\overline{CS}$ line is open-drain. The A31021 sensor IC does not respond to clock pulses unless the $\overline{CS}$ line is in the high state.

RSDO Read Cycle Overview

The procedure for sampling and reading out the magnetic data from the chain of A31021 sensor ICs using RSDO is as follows:

1. The controller pulls the $\overline{CS}$ line low.
 - This signals to all the A31021 sensor ICs transition from standby state to active state, hold the $\overline{CS}$ line low, and to take a new magnetic sample.
2. The controller releases the $\overline{CS}$ line (now being held low by the A31021 sensor ICs).
3. Each A31021 sensor IC independently samples the magnetic output, releases the $\overline{CS}$ line, and transitions back to standby state (preserving power).
4. After the last A31021 sensor IC releases the $\overline{CS}$ line, the $\overline{CS}$ line transitions from low to high (via the pull-up resistor to the pull-up voltage).
 - This signals to the controller that the chain of A31021 sensor ICs are ready to output the magnetic data.
5. The controller outputs clock pulses on the SCLK line and read in the data for all devices on the MISO line.
 - The controller sends $N \times M$ clock pulses, where N is the number of devices, and M is the length of the configured output for each A31021 sensor IC.




Figure 27: RSDO Application Diagram

RSDO Configuration Options

The A31021 offers a variety of configuration options for RSDO to meet the needs of a variety of applications.

OPERATING MODES (CONVERSION MODES)

RSDO offers two operating modes for the A31021: one-shot mode and LPDCM mode.

One-Shot Mode

In one-shot mode, the A31021 sensor ICs default to standby state until the controller initiates a sample request by pulling the $\overline{CS}$ line low. On a sample request from the controller, each A31021 transitions to active state, hold the $\overline{CS}$ line low, take a magnetic sample, release the $\overline{CS}$ line, and transition back to standby state.

LPDCM Mode

In LPDCM mode, each A31021 sensor IC defaults to standby state, and periodically transitions to active state to sample the magnetic output at a rate based on the LPDCM_SLEEP_TIMER settings.

If at any point a new magnetic sample exceeds the predefined threshold level (defined by INT_THRESHOLD), the A31021 pulls the $\overline{CS}$ line low, causing the chain of A31021 sensor ICs to sample the magnetic output. After the last A31021 sensor IC releases the $\overline{CS}$ line (causing the $\overline{CS}$ line to transition from low to high, signaling the controller that a new sample is ready to read in), the controller clocks in the new data from all the A31021 sensor ICs.

Additionally, a sample request can be made by the controller by pulling the $\overline{CS}$ line low (same as one-shot mode).

OUTPUT CONFIGURATIONS

The A31021 offers several ways to configure the number of bits for each output.

RSDO Header Bit

When enabled (with RSDO_HEADER_BIT_EN), the output from each A31021 sensor IC is preceded with 1 high bit.

STATUS Bit

When enabled (with INT_EN), the output from each A31021 sensor IC is preceded with 1 bit matching the STATUS_FLAG field (Boolean for if the threshold defined by INT_THRESHOLD) is exceeded.

INT_EN must be set to 1 when configured for RSDO using LPDCM mode.

Data Length

The data output can be configured from 5 bits to 14 bits, corresponding to the MSBs of the HALL_SENSOR_CONV field using the RSDO_MAG_DATA_LEN field.

Programming with RSDO

RSDO is an output-only protocol. If programming after configuring to RSDO is required, the A31021 can be configured back to SPI by pulling CS, SCLK, and MOSI lines low for at least 1 ms, then toggling them high, at which point normal programming over SPI can be implemented.

DIRECT MEMORY ACCESS

Direct Memory Register Map [1]

Address	Register Name	Bit																
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0x02	INDIRECT_WR_ADDRESS	0	0	0	0	0	0	0	0	INDIRECT_WR_ADDR								
0x04	INDIRECT_WR_DATA_MSB	INDIRECT_WR_DATA_3								INDIRECT_WR_DATA_2								
0x06	INDIRECT_WR_DATA_LSB	INDIRECT_WR_DATA_1								INDIRECT_WR_DATA_0								
0x08	INDIRECT_WR_STATUS	EXW	0	0	0	0	0	0	0	WIP	0	0	0	0	0	0	0	WDN
0x0A	INDIRECT_RD_ADDRESS	0	0	0	0	0	0	0	0	INDIRECT_RD_ADDR								
0x0C	INDIRECT_RD_STATUS	EXR	0	0	0	0	0	0	0	RIP	0	0	0	0	0	0	0	RDN
0x0E	INDIRECT_RD_DATA_MSB	INDIRECT_RD_DATA_3								INDIRECT_RD_DATA_2								
0x10	INDIRECT_RD_DATA_LSB	INDIRECT_RD_DATA_1								INDIRECT_RD_DATA_0								
0x12	MAGNETIC_OUT	0	HALL_SENSOR_CONV															
0x14	OP_MODE_CONF	INT_EN_DIR	INT_THRESHOLD_DIR						0	CONV_MODE_DIR		LPDCM_SLEEP_TIMER_DIR			OSR_FILTER_UPDATE_DIR	0	0	
0x16	CMDS	0	0	SOFT_RST	START_SAMPLE	0	0	0	0	0	0	0	0	0	0	0	0	
0x1A	STATUS	0	STATUS_FLAG	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0x1C	ACCESS	ACCESS_KEY																

[1] Fields with 0 must be written as 0 when writing to the register.

Direct Memory Register Reference

Address 0x02: INDIRECT_WR_ADDR – Indirect Write Address

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x02	INDIRECT_WR_ADDRESS	0	0	0	0	0	0	0	0	INDIRECT_WR_ADDR							

INDIRECT_WR_ADDRESS [7:0]

Indirect address to write.

Address 0x04: INDIRECT_WR_DATA_MSB – Indirect Write Data, MSB

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x04	INDIRECT_WR_DATA_MSB	INDIRECT_WR_DATA_3								INDIRECT_WR_DATA_2							

INDIRECT_WR_DATA_3 [15:8]

Indirect data to write, byte 3.

INDIRECT_WR_DATA_2 [7:0]

Indirect data to write, byte 2.

Address 0x06: INDIRECT_WR_DATA_LSB – Indirect Write Data, LSB

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x06	INDIRECT_WR_DATA_LSB	INDIRECT_WR_DATA_1								INDIRECT_WR_DATA_0							

INDIRECT_WR_DATA_1 [15:8]

Indirect data to write, byte 1.

INDIRECT_WR_DATA_0 [7:0]

Indirect data to write, byte 0.

Address 0x08: INDIRECT_WR_STATUS – Indirect Write Status

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x08	INDIRECT_WR_STATUS	EXW	0	0	0	0	0	0	WIP	0	0	0	0	0	0	0	WDN

EXW [15]

Write field with value 1 to initiate an indirect write command.
This sets WIP to 1 and WDN to 0. Write-only field (always reads back as 0).

WIP [8]

Reads 1 when writing is in progress. Read-only field.

WDN [0]

Reads 1 when writing is complete. Read-only field.

Address 0x0A: INDIRECT_RD_ADDR – Indirect Read Address

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0A	INDIRECT_RD_ADDRESS	0	0	0	0	0	0	0	0	INDIRECT_RD_ADDR							

INDIRECT_RD_ADDRESS [7:0]

Indirect address to read.

Address 0x0C: INDIRECT_RD_STATUS – Indirect Read Status

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0C	INDIRECT_RD_STATUS	EXR	0	0	0	0	0	0	RIP	0	0	0	0	0	0	0	RDN

EXR [15]

Write field with value 1 to initiate an indirect read command.
This sets RIP to 1 and RDN to 0. Write-only field (always reads back as 0).

RIP [8]

Reads 1 when reading is in progress. Read-only field.

RDN [0]

Reads 1 when reading is complete. Read-only field.

Address 0x0E: INDIRECT_RD_DATA_MSB – Indirect Read Data, MSB

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0E	INDIRECT_RD_DATA_MSB	INDIRECT_RD_DATA_3								INDIRECT_RD_DATA_2							

INDIRECT_RD_DATA_3 [15:8]

Indirect data to read, byte 3.

INDIRECT_RD_DATA_2 [7:0]

Indirect data to read, byte 2.

Address 0x10: INDIRECT_RD_DATA_LSB – Indirect Read Data, LSB

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x10	INDIRECT_RD_DATA_LSB	INDIRECT_RD_DATA_1								INDIRECT_RD_DATA_0							

INDIRECT_RD_DATA_1 [15:8]

Indirect data to read, byte 1.

INDIRECT_RD_DATA_0 [7:0]

Indirect data to read, byte 0.

Address 0x12: MAGNETIC_OUT – Magnetic Signal Output

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x12	MAGNETIC_OUT	0	HALL_SENSOR_CONV														

HALL_SENSOR_CONV [14:0]

15-bit result of the Hall sensor conversion (magnetic output).

Address 0x14: OP_MODE_CONF – Operational Mode Configurations

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x14	OP_MODE_CONF	INT_EN_DIR	INT_THRESHOLD_DIR						0	CONV_MODE_DIR		LPDCM_SLEEP_TIMER_DIR			OSR_FILTER_UPDATE_DIR	0	0

INT_EN_DIR [15]

Enables/disables the status condition (STATUS_FLAG) when the Hall sensor conversion (HALL_SENSOR_CONV) exceeds the threshold set by INT_THRESHOLD_DIR.

0: Disable threshold checking

1: Enable threshold checking

INT_THRESHOLD_DIR [14:9]

Sets the 6-bit threshold used to compare to the 6 MSBs of the HALL_SENSOR_CONV field. If the threshold is exceeded, the STATUS_FLAG field is set to 1.

CONV_MODE_DIR [7:6]

Sets the conversion mode.

2b00: Continuous conversion mode

2b01: One-shot mode

2b10: Continuous conversion mode

2b11: LPDCM mode

LPDCM_SLEEP_TIMER_DIR [5:3]

Sets the LPDCM timer period.

3b000: 0.125 ms

3b100: 10.00 ms

3b001: 0.250 ms

3b101: 100.0 ms

3b010: 0.500 ms

3b110: 500.0 ms

3b011: 1.000 ms

3b111: 1000 ms

OSR_FILTER_UPDATE_DIR [2]

Sets the sample update filter.

0: 40 clock cycles for OSR update (faster, more noise)

1: 80 clock cycles for OSR update (slower, less noise)

Address 0x16: CMD5 – Commands

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x16	CMD5	0	0	SOFT_RST	START_SAMPLE	0	0	0	0	0	0	0	0	0	0	0	0

SOFT_RST [13]

Reset the signal path (soft reset).

START_SAMPLE [12]

Write field with value 1 to initiate a sample measurement. Write-only field (always reads back as 0).

Address 0x1A: STATUS – Status

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1A	STATUS	0	STATUS_FLAG	0	0	0	0	0	0	0	0	0	0	0	0	0	0

STATUS_FLAG [15]

Flag indicating the threshold has been exceeded. Read-only field. Clears on read.

Address 0x1C: ACCESS – Memory Access

Address	Register Name	Bit															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1C	ACCESS	ACCESS_KEY															

ACCESS_KEY [15:0]

Writing the customer access code to ACCESS_KEY enables access to reading and writing the other registers accessible to the customer.

The access code is 32-bits and must be written in two separate and consecutive 16-bit writes to address 0x1A, MSBs first, then LSBs.

Customer access code: 0x43555354.

INDIRECT MEMORY ACCESS

Indirect Memory Register Map [1]

Address	Register Name	Bit																															
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	EEPROM_0	0	0	0	0	0	0	FACTORY				Y_DIE_LOC								X_DIE_LOC								EEPROM_REV					
0x01	EEPROM_1	0	0	0	0	0	0	FACTORY				FACTORY_LOT																FACTORY_Y_WAFER					
0x03	EEPROM_3	0	0	0	0	0	0	0	IIR_EN	FACTORY			OUT_MODE		POL	D_MAG_TC		D_SENS_COARSE		FACTORY						OFFSET_COARSE		FACTORY					
0x04	EEPROM_4	0	0	0	0	0	0	BW_FLT_SEL			OUT_CFG		RSDO_MAG_DATA_LEN			RSDO_HEADER_BIT_EN	0	INT_EN	INT_THRESHOLD					DAISY_CHAIN_EN	CONV_MODE		LPDCM_SLEEP_TIMER		OSR_FILTER_UPDATE	OFFSET_FINE_X2	0		
0x23	SHADOW_3	0	0	0	0	0	0	0	IIR_EN	FACTORY			OUT_MODE		POL	D_MAG_TC		D_SENS_COARSE		FACTORY						OFFSET_COARSE		FACTORY					
0x24	SHADOW_4	0	0	0	0	0	0	BW_FLT_SEL			OUT_CFG		RSDO_MAG_DATA_LEN			RSDO_HEADER_BIT_EN	0	INT_EN	INT_THRESHOLD					DAISY_CHAIN_EN	CONV_MODE		LPDCM_SLEEP_TIMER		OSR_FILTER_UPDATE	OFFSET_FINE_X2	0		

[1] Fields with 0 must be written as 0 when writing to the register. Factory fields must be read with the value re-written when writing to the register to preserve factory settings.

Indirect Memory Register Reference

Address 0x00: EEPROM_0

Address	Register Name	Bit																															
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	EEPROM_0	0	0	0	0	0	0	FACTORY				Y_DIE_LOC								X_DIE_LOC								EEPROM_REV					

Y_DIE_LOC [21:14]

8-bit Y-axis die location.

EEPROM_REV [5:0]

EEPROM revision.

X_DIE_LOC [13:5]

8-bit X-axis die location.

Address 0x01: EEPROM_1

Address	Register Name	Bit																																	
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0x01	EEPROM_1	0	0	0	0	0	0	FACTORY				FACTORY_LOT																FACTORY_Y_WAFER							

FACTORY_LOT [21:6]

Factory probe lot.

FACTORY_WAFER [5:0]

Factory wafer number.

Address 0x03: EEPROM_3

Address	Register Name	Bit																															
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x03	EEPROM_3	0	0	0	0	0	0	0	IIR_EN	FACTORY			OUT_MODE		POL	D_MAG_TC		D_SENS_COARSE		FACTORY						OFFSET_COARSE		FACTORY					

IIR_EN [24]

Enables/disables the IIR filter:

1b0: IIR filter disabled

1b1: IIR filter enabled

OUT_MODE [20:19]

Sets the magnetic sensing mode:

2b00: Bipolar

2b01: Unipolar south

2b10: Unipolar north

2b11: Omnipolar

POL [18]

Sets the magnetic polarity:

1b0: Output increases with increasing south magnetic field

1b1: Output increases with increasing north magnetic field

D_MAG_TC [17:16]

Sets the sensitivity temperature coefficient:

2b00: Flat (0%/°C)

2b01: Ferrite (0.2%/°C)

2b10: Neodymium (0.12%/°C)

2b11: Samarium-cobalt (0.04%/°C)

D_SENS_COARSE [15:14]

Sets the coarse adjustment of the sensitivity:

2b00: VHF (very high field)

2b01: HF (high field)

2b10: MF (medium field)

2b11: LF (low field)

When using VHF, set OFFSET_FINE_X2 to 1b1

OFFSET_COARSE [6:5]

Sets the coarse adjustment of the offset for bipolar mode:

2b00: 25% of $V_{OUT(MAX)}$

2b01: 50% of $V_{OUT(MAX)}$

2b10: 50% of $V_{OUT(MAX)}$

2b11: 75% of $V_{OUT(MAX)}$

^[1] Below supply voltages (V_{DD}) of 1.9 V, the internal low-voltage rail scales proportionally with the supply voltage from 1.8 V (with a supply voltage of 1.9 V) down to 1.55 V (with a supply voltage of 1.65 V).

Address 0x04: EEPROM_4

Address	Register Name	Bit																																						
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
0x04	EEPROM_4	0	0	0	0	0	0	BW_FLT_SEL				OUT_CFG		RSDO_MAG_DATA_LEN				RSDO_HEADER_BIT_EN		0	INT_EN		INT_THRESHOLD						DAISY_CHAIN_EN		CONV_MODE		LPDCM_SLEEP_TIMER			OSR_FILTER_UPDATE		OFFSET_FINE_X2		0

BW_FLT_SEL [25]

Sets the IIR filter bandwidth:

3b000: 95 Hz	3b100: 1526 Hz
3b001: 190 Hz	3b101: 3132 Hz
3b010: 376 Hz	3b110: 6620 Hz
3b011: 754 Hz	3b111: 15210 Hz

OUT_CFG [22]

Configures the protocol for SPI or RSDO:

- 0: SPI
- 1: RSDO

RSDO_MAG_DATA_LEN [21:18]

Configures the number of bits for magnetic data when configured for RSDO. Minimum 5 bits (0→4 remap to 5 bits), maximum of 14 bits:

4b0000 → 4b0101: 5 bits of magnetic data

4b0110: 6 bits of magnetic data

4b0111: 7 bits of magnetic data

...

4b1110: 14 bits of magnetic data

RSDO_HEADER_BIT_EN [17]

Enables/disables the header bit of the RSDO output word (header bit is always 1). The header bit prepends the magnetic data (and the status bit if INT_EN is enabled).

- 0: Disable RSDO header bit
- 1: Enable RSDO header bit

INT_EN [15]

Enables/disables the status condition (STATUS_FLAG) when the Hall sensor conversion (HALL_SENSOR_CONV) exceeds the threshold set by INT_THRESHOLD. When configured for RSDO (OUT_CFG = 1), a status bit prepends the magnetic data (but after the header bit if RSDO_HEADER_BIT_EN enabled).

- 0: Disable threshold checking
- 1: Enable threshold checking

INT_THRESHOLD [14:9]

Sets the 6-bit threshold used to compare to the 6 MSBs of the HALL_SENSOR_CONV field. If the threshold is exceeded, the STATUS_FLAG field is set to 1.

DAISY_CHAIN_EN [8]

Configures RSDO for one or multiple A31021 sensor ICs in a daisy-chain configuration:

- 0: RSDO with 1 A31021
- 1: RSDO with multiple A31021 sensor ICs

CONV_MODE [7:6]

Sets the conversion mode.

- 2b00: Continuous conversion mode
- 2b01: One-shot mode
- 2b10: Continuous conversion mode
- 2b11: LPDCM mode

LPDCM_SLEEP_TIMER_DIR [5:3]

Sets the LPDCM timer period.

3b000: 0.125 ms	3b100: 10.00 ms
3b001: 0.250 ms	3b101: 100.0 ms
3b010: 0.500 ms	3b110: 500.0 ms
3b011: 1.000 ms	3b111: 1000 ms

OSR_FILTER_UPDATE [2]

Sets the sample update filter.

- 0: 40 clock cycles for OSR update (faster, more noise)
- 1: 80 clock cycles for OSR update (slower, less noise)

OFFSET_FINE_X2 [1]

Corrects offset when D_SENS_COARSE = 2b00

- 0: Use for D_SENS_COARSE ≥ 2b01 (HF, MF, LF)
- 1: Use for D_SENS_COARSE = 2b00

Address 0x23: SHADOW_3

Address	Register Name	Bit																															
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x23	SHADOW_3	0	0	0	0	0	0	0	IIR_EN	FACTORY			OUT_MODE		POL	D_MAG_TC		D_SENS_COARSE		FACTORY						OFFSET_COARSE		FACTORY					

IIR_EN [24]

Enables/disables the IIR filter:

1b0: IIR filter disabled

1b1: IIR filter enabled

OUT_MODE [20:19]

Sets the magnetic sensing mode:

2b00: Bipolar

2b01: Unipolar south

2b10: Unipolar north

2b11: Omnipolar

POL [18]

Sets the magnetic polarity:

1b0: Output increases with increasing south magnetic field

1b1: Output increases with increasing north magnetic field

D_MAG_TC [17:16]

Sets the sensitivity temperature coefficient:

2b00: Flat (0%/°C)

2b01: Ferrite (0.2%/°C)

2b10: Neodymium (0.12%/°C)

2b11: Samarium-cobalt (0.04%/°C)

D_SENS_COARSE [15:14]

Sets the coarse adjustment of the sensitivity:

2b00: VHF (very high field)

2b01: HF (high field)

2b10: MF (medium field)

2b11: LF (low field)

When using VHF, set OFFSET_FINE_X2 to 1b1

OFFSET_COARSE [6:5]

Sets the coarse adjustment of the offset for bipolar mode:

2b00: 25% of $V_{OUT(MAX)}$

2b01: 50% of $V_{OUT(MAX)}$

2b10: 50% of $V_{OUT(MAX)}$

2b11: 75% of $V_{OUT(MAX)}$

[1] Below supply voltages (V_{DD}) of 1.9 V, the internal low-voltage rail scales proportionally with the supply voltage from 1.8 V (with a supply voltage of 1.9 V) down to 1.55 V (with a supply voltage of 1.65 V).

Address 0x24: SHADOW_4

Address	Register Name	Bit																																						
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
0x24	SHADOW_4	0	0	0	0	0	0	BW_FLT_SEL				OUT_CFG		RSDO_MAG_DATA_LEN				RSDO_HEADER_BIT_EN		0	INT_EN		INT_THRESHOLD						DAISY_CHAIN_EN		CONV_MODE		LPDCM_SLEEP_TIMER			OSR_FILTER_UPDATE		OFFSET_FINE_X2		0

BW_FLT_SEL [25]

Sets the IIR filter bandwidth:

3b000: 95 Hz	3b100: 1526 Hz
3b001: 190 Hz	3b101: 3132 Hz
3b010: 376 Hz	3b110: 6620 Hz
3b011: 754 Hz	3b111: 15210 Hz

OUT_CFG [22]

Configures the protocol for SPI or RSDO:

- 0: SPI
- 1: RSDO

RSDO_MAG_DATA_LEN [21:18]

Configures the number of bits for magnetic data when configured for RSDO. Minimum 5 bits (0→4 remap to 5 bits), maximum of 14 bits:

4b0000 → 4b0101: 5 bits of magnetic data

4b0110: 6 bits of magnetic data

4b0111: 7 bits of magnetic data

...

4b1110: 14 bits of magnetic data

RSDO_HEADER_BIT_EN [17]

Enables/disables the header bit of the RSDO output word (header bit is always 1). The header bit prepends the magnetic data (and the status bit if INT_EN is enabled).

- 0: Disable RSDO header bit
- 1: Enable RSDO header bit

INT_EN [15]

Enables/disables the status condition (STATUS_FLAG) when the Hall sensor conversion (HALL_SENSOR_CONV) exceeds the threshold set by INT_THRESHOLD. When configured for RSDO (OUT_CFG = 1), a status bit prepends the magnetic data (but after the header bit if RSDO_HEADER_BIT_EN enabled).

- 0: Disable threshold checking
- 1: Enable threshold checking

INT_THRESHOLD [14:9]

Sets the 6-bit threshold used to compare to the 6 MSBs of the HALL_SENSOR_CONV field. If the threshold is exceeded, the STATUS_FLAG field is set to 1.

DAISY_CHAIN_EN [8]

Configures RSDO for 1 A31021, or multiple A31021 sensor ICs in a daisy-chain configuration:

- 0: RSDO with 1 A31021
- 1: RSDO with multiple A31021 sensor ICs

CONV_MODE [7:6]

Sets the conversion mode.

- 2b00: Continuous conversion mode
- 2b01: One-shot mode
- 2b10: Continuous conversion mode
- 2b11: LPDCM mode

LPDCM_SLEEP_TIMER_DIR [5:3]

Sets the LPDCM timer period.

3b000: 0.125 ms	3b100: 10.00 ms
3b001: 0.250 ms	3b101: 100.0 ms
3b010: 0.500 ms	3b110: 500.0 ms
3b011: 1.000 ms	3b111: 1000 ms

OSR_FILTER_UPDATE [2]

Sets the sample update filter.

- 0: 40 clock cycles for OSR update (faster, more noise)
- 1: 80 clock cycles for OSR update (slower, less noise)

OFFSET_FINE_X2 [1]

Corrects offset when D_SENS_COARSE = 2b00

- 0: Use for D_SENS_COARSE ≥ 2b01 (HF, MF, LF)
- 1: Use for D_SENS_COARSE = 2b00


PACKAGE OUTLINE DRAWING

For Reference Only – Not for Tooling Use

(Reference DWG-0000369)

NOT TO SCALE

All dimensions nominal unless otherwise stated – Dimensions in millimeters
Exact case and lead configuration at supplier discretion within limits shown



-  Terminal #1 mark area
-  Exposed thermal pad (reference only, terminal #1 identifier appearance at supplier discretion)
-  Reference land pattern layout (reference IPC7351 SON50P200X200X100-9M); All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)
-  Coplanarity includes exposed thermal pad and terminals
-  Branding scale and appearance at supplier discretion.

Figure 28: Package EE, 8-Pin DFN

Revision History

Number	Date	Description
–	December 16, 2025	Initial release
1	May 12, 2026	Updated Accessing Memory section (page 21)

Copyright 2026, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:
www.allegromicro.com